Results 11 to 20 of about 12,257,100 (239)

Overview of Hydra: a concurrent language for synchronous digital circuit design [PDF]

, 2006
Hydra is a computer hardware description language that integrates several kinds of software tool (simulation, netlist generation and timing analysis) within a single circuit specification. The design language is inherently concurrent, and it offers black
O'Donnell, J.T.
core   +5 more sources

Integrated Circuit Design. [PDF]

, 1987
Abstract : This report describes the results of a study on the chip design of a low-power filter, using state-of-the-art CMOS technology. The filter is for speech applications and is specified to have 1024 type with programmable weights and linear phase. The chip implementation is to have a word length of 8 to 12 bits and consume a maximum of 2.0 mA at
J. Gringberg, V. S. Wong
  +4 more sources

An Analog Integrated Circuit Design Laboratory [PDF]

Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03, 2004
We present the structure of an analog integrated circuit design laboratory to instruct at both, senior undergraduate and entry graduate levels. The teaching material includes: a laboratory manual with analog circuit design theory, pre-laboratory exercises and circuit design specifications; a reference web page with step by step instructions and ...
Mondragon-Torres, A.F., Mayhugh, Jr., Pineda de Gyvez, J., Silva-Martinez, J., Sanchez-Sinencio, E.   +4 more
openaire   +3 more sources

Process variations and probabilistic integrated circuit design. Introduction

, 2022
S.1-10During the last years, the field of microelectronics has been moving to nanoelectronics. This development provides opportunities for new products and applications.
Haase, J., Dietrich, M.
core   +2 more sources

Realization of SRRC filter and multi-rate conversion based on FPGA

Dianzi Jishu Yingyong, 2018
In order to eliminate the inter symbol interference(ISI) in the communication system and improve the band utilization, the square root-raised cosine filter is often used to realize the base-band shaping filter of the baseband signal.
Yang Yang, Yan Zheng, Liu Minwei, Dong Jicheng   +3 more
doaj   +1 more source

Memristive Devices for Time Domain Compute-in-Memory

IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, 2022
Analog compute schemes and compute-in-memory (CIM) have emerged in an effort to reduce the increasing power hunger of convolutional neural networks (CNNs), which exceeds the constraints of edge devices.
Florian Freye, Jie Lou, Christopher Bengel, Stephan Menzel, Stefan Wiefels, Tobias Gemmeke   +5 more
doaj   +1 more source

Innovative optical and electronic interconnect printed circuit board manufacturing research [PDF]

, 2008
An overview of the £1.3 million EPSRC and company matched funded Innovative electronics Manufacturing Research Centre (IeMRC) Flagship project between 3 UK universities and 10 companies entitled "Integrated Optical and Electronic Interconnect PCB ...
H. Baghsiahi, F.A. Fernandez, Selviah, D.R., Milward, D., Suyal, H., D.A. Hutt, A. McCarthy, S.S. Zakariyah, Walker, A.C., J. Chappell, Anibal Fernandez, F., I. Papakonstantinou, Chappell, J., Hutt, David A., Hutt, D.A., Fernández, A., Conway, P.P., McCarthy, A., Selviah, David R., D.R. Selviah, Zakariyah, S.S., P.P. Conway, Walker, Andy C., Papakonstantinou, I., Fernández, F. A., Chappell, John, Suyal, Himanshu, Conway, Paul P., Milward, Dave, McCarthy, Aongus, Wang, K., Zakariyah, Shefiu S., Papakonstantinou, Ioannis, Baghsiahi, Hadi, A.C. Walker, Wang, Kai, Baghsiahi, H., K. Wang, H. Suyal, D. Milward   +39 more
core   +1 more source

Instruction Fetch Policy for SMT Processors with Different Allocations of Floating-point and Integer Resources [PDF]

Jisuanji gongcheng, 2017
In Simultaneous Multithreading(SMT) processors,different threads have different demands for floating-point and integer resources.How to allocate shared resources among threads is the key point to improve the whole performance for SMT processors.Aiming at
JIANG Shengjian,HU Xiangdong,YANG Jianxin
doaj   +1 more source

An Improved Model for the Full Well Capacity in Pinned Photodiode CMOS Image Sensors

IEEE Journal of the Electron Devices Society, 2015
An improved analytical model for quantifying the full well capacity in pinned photodiode (PPD) CMOS image sensors is proposed. The model captures the characteristics of the realistic technology-induced vertical doping nonuniformity in photon sensing N ...
Chen Cao, Benlan Shen, Bing Zhang, Longsheng Wu, Junfeng Wang   +4 more
doaj   +1 more source

Editorial for the Special Issue on Advanced Interconnect and Packaging

Micromachines, 2023
Unlike transistors, the continuous downscaling of feature size in CMOS technology leads to a dramatic rise in interconnect resistivity and concomitant performance degradation [...]
Wen-Sheng Zhao
doaj   +1 more source