Results 1 to 10 of about 439,988 (198)
Dynamic Power Consumption and Delay Analysis for Ultra-Low Power 2 to 1 Multiplexer Designs
Advances in Electrical and Electronic Engineering, 2021 This paper highlights a comparative analysis of eight diverse techniques for 2 to 1 multiplexer implementation. The functionality is identical but significant differences in dynamic power consumption and propagation delay are observed. This paper aims to
Nishant Kumar +3 more
doaj +1 more source
Power Prediction in Register Files Using Machine Learning
IEEE Access, 2022 The advent of computer architecture and processor design in recent years has brought about the need to design larger register files that can hold more instructions and operands to support faster processors.
Mohammed Elnawawy +2 more
doaj +1 more source
Design of 7T SRAM Using InGaAs-Dual Pocket-Dual Gate-Tunnel FET for IoT Applications
IEEE Access, 2023 The Internet of Things (IoT) is becoming increasingly popular in areas like wearable communication devices, biomedical devices, and home automation systems.
Gadarapulla Rasheed +1 more
doaj +1 more source
A Novel Cross-Latch Shift Register Scheme for Low Power Applications
Applied Sciences, 2020 The conventional shift register consists of master and slave (MS) latches with each latch receiving the data from the previous stage. Therefore, the same data are stored in two latches separately. It leads to consuming more electrical power and occupying
Po-Yu Kuo +4 more
doaj +1 more source
A Power Efficient Based DC to DC Converter Using SCC
EAI Endorsed Transactions on Energy Web, 2021 Scaling is one of the most important aspects and is considered for designing digital circuits. With the help of scaling techniques, it can integrate more features into the chip for optimization of actual circuit space.
S. Anusooya, P. K. Jawahar
doaj +1 more source
Ultra-low Power FinFET SRAM Cell with Improved Stability Suitable for Low Power Applications [PDF]
International Journal of Electronics and Telecommunications, 2019 In this paper, a new 11T SRAM cell using FinFET technology has been proposed, the basic component of the cell is the 6T SRAM cell with 4 NMOS access transistors to improve the stability and also makes it a dual port memory cell.
Shilpi Birla
doaj +1 more source
Zhongguo dianli, 2022 In order to improve the security of power grid information, an anti leakage technology of power grid information based on service call authentication login interface is proposed.
Danhui LAI +4 more
doaj +1 more source
Active leakage power optimization for FPGAs [PDF]
Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, 2004 We consider active leakage power dissipation in FPGAs and present a "no cost" approach for active leakage reduction. It is well-known that the leakage power consumed by a digital CMOS circuit depends strongly on the state of its inputs. Our leakage reduction technique leverages a fundamental property of basic FPGA logic elements (look-up-tables) that ...
Jason H. Anderson +2 more
openaire +2 more sources
Application of cross-hole electrical method to detection of the hidden leakage of diaphragm walls
Yantu gongcheng xuebao, 2023 In order to locate the hidden leakage of underground diaphragm walls, the numerical simulation studies on the detection of leakage defects of underground diaphragm walls are carried out by using the cross-hole quadrupole method and the tripole method ...
CHEN Liang 1, 2, YAN Shufa 1, 2, WAN Yu 1, 2
doaj +1 more source