Results 251 to 260 of about 14,704,035 (301)
Some of the next articles are maybe not open access.
Wire Topology Optimization for Low Power CMOS
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009An increasing fraction of dynamic power consumption can be attributed to switched interconnect capacitances. Non-uniform wire spacing depending on activity had shown promising power reductions for on-chip buses. In this paper, a new and fast routing optimization methodology based on non-uniform spacing is proposed for entire circuits.
Paul Zuber +4 more
openaire +1 more source
CMOS low-power analog circuit design
Emerging Technologies: Designing Low Power Digital Systems, 2002This chapter covers device and circuit aspects of low-power analog CMOS circuit design. The fundamental limits constraining the design of low-power circuits are first recalled with an emphasis on the implications of supply voltage reduction. Biasing MOS transistors at very low current provides new features but requires dedicated models valid in all ...
Enz, C. C., Vittoz, E. A.
openaire +2 more sources
1998
From the Publisher: This collection of important papers provides a comprehensive overview of low-power system design, from component technologies and circuits to architecture, system design, and CAD techniques. LOW POWER CMOS DESIGN summarizes the key low-power contributions through papers written by experts in this evolving field.
Anantha Chandrakasan +1 more
openaire +1 more source
From the Publisher: This collection of important papers provides a comprehensive overview of low-power system design, from component technologies and circuits to architecture, system design, and CAD techniques. LOW POWER CMOS DESIGN summarizes the key low-power contributions through papers written by experts in this evolving field.
Anantha Chandrakasan +1 more
openaire +1 more source
Low Power Quaternary CMOS Circuit Design
2009 Second International Conference on Emerging Trends in Engineering & Technology, 2009In this paper voltage mode quaternary circuits are introduced. The quaternary circuits are encoder and decoder circuit, half and full adder circuit. Quaternary operators and elements which are used in the implementation of encoder and decoder circuits, half and full adder are also presented.
Karuna P. Madurwar, P. K. Dakhole
openaire +2 more sources
International Journal of High Speed Electronics and Systems, 1994
A simple CMOS circuit technique called PPS (Pulsed Power Supply) CMOS is used to reduce the power dissipation of Conventional 0.9 μm CMOS by 10X when operated at 32 MHz. Combinational and sequential logic can utilize this technique including the I/O (input/output) buffers. Thus, PPS CMOS offers a full chip solution for low power dissipation CMOS.
openaire +1 more source
A simple CMOS circuit technique called PPS (Pulsed Power Supply) CMOS is used to reduce the power dissipation of Conventional 0.9 μm CMOS by 10X when operated at 32 MHz. Combinational and sequential logic can utilize this technique including the I/O (input/output) buffers. Thus, PPS CMOS offers a full chip solution for low power dissipation CMOS.
openaire +1 more source
A Low-Power Wideband CMOS LNA for WiMAX
IEEE Transactions on Circuits and Systems II: Express Briefs, 2007In this brief, the design of a low-power inductorless wideband low-noise amplifier (LNA) for worldwide interoperability for microwave access covering the frequency range from 0.1 to 3.8 GHz using 0.13-mum CMOS is described. The core consumes 1.9 mW from a 1.2-V supply.
Ahmed Amer +2 more
openaire +2 more sources
Low-power design of combinational CMOS networks
East-West Design & Test Symposium (EWDTS 2013), 2013An approach to logic synthesis using CMOC element library is suggested, which allows to minimize the area and the average value of the dissipated power of microcircuit implemented on CMOC VLSI chip. The case of synthesis of combinational CMOC networks is considered when key schematic solutions, such as clock frequency and supply voltage, are assigned ...
Dmitry I. Cheremisinov +1 more
openaire +1 more source
Low-power CMOS PLL for clock generator
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03., 2003This paper presents a design of phase-locked loop suitable for the clock generation of DSP applications. The challenge of a low-jitter PLL is observed in the design tradeoff between noise contributions and bandwidth choice. An extra logic scheme with a PFD (phase/frequency detector) is applied in the lock detection.
Wen-Chi Wu +3 more
openaire +2 more sources
CMOS RF design-the low power dimension
Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044), 2002In many wireless applications power consumption of an RF-IC is more important than integration level due to battery life time considerations. This has been a weak point for CMOS, which has prevented its general acceptance for demanding applications such as cellular and paging. Growing attention is now being paid to low power design of CMOS RF ICs. This
openaire +1 more source
Transistor sizing for low power CMOS circuits
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996A direct approach to transistor sizing for minimizing the power consumption of a CMOS circuit under a delay constraint is presented. In contrast to the existing assumption that the power consumption of a static CMOS circuit is proportional to the active area of the circuit, it is shown that the power consumption is a convex function of the active area.
Manjit Borah +2 more
openaire +2 more sources