Results 221 to 230 of about 2,318,806 (264)
Some of the next articles are maybe not open access.
An optimized Miller compensation based on voltage buffer
38th Midwest Symposium on Circuits and Systems. Proceedings, 2002An optimized compensation strategy for two-stage transconductance operational amplifiers adopting Miller compensation is presented. The compensation takes advantage of the finite output conductance of the buffer which is used to avoid the right half-plane zero. The proposed strategy allows compensation for the second pole due to the load capacitance to
G. Palmisano, G. Palumbo
openaire +1 more source
2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT), 2013
A novel current-mirror miller compensated two-stage amplifier is presented. The proposed design improves both large-signal performance and small-signal performance of conventional two-stage amplifiers. This design eliminates the low-frequency right half-plane zero and reduces the output parasitic capacitance of the first stage without inducing ...
Min Tan 0004, Wing-Hung Ki
openaire +2 more sources
A novel current-mirror miller compensated two-stage amplifier is presented. The proposed design improves both large-signal performance and small-signal performance of conventional two-stage amplifiers. This design eliminates the low-frequency right half-plane zero and reduces the output parasitic capacitance of the first stage without inducing ...
Min Tan 0004, Wing-Hung Ki
openaire +2 more sources
A novel topology in RNMC amplifiers with single miller compensation capacitor
2008 IEEE International Symposium on Circuits and Systems, 2008This paper presents a reversed single active Miller compensation (RSAMC) technique for low-voltage and large capacitive load three-stage amplifiers. In this scheme, only one active compensation capacitor is employed. The main advantages of the proposed compensation method are the enhanced unity gain bandwidth and reduced silicon die area of the ...
Majid Jalalifar +2 more
openaire +2 more sources
Reversed nested miller compensation with voltage buffer and nulling resistor
IEEE Journal of Solid-State Circuits, 2003This paper presents a new reversed nested Miller compensation technique for multistage operational amplifier (opamp) design. The new compensation technique inverts the sign of the right half complex plane zero and shifts the frequency of the complex conjugate poles to a higher frequency.
Kin-Pui Ho +3 more
openaire +1 more source
1-GHz operational amplifier with multipath nested Miller compensation
Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94, 2002A monolithic operational amplifier has been realised, which has a unity-gain frequency of 1 GHz. The amplifier is fully compensated for unity-gain feedback, having a phase margin of 60/spl deg/ at 1 GHz. This high bandwidth is the result of an all-NPN signal path. A three-stage configuration reaches a DC-gain of 74 dB in a 50 /spl Omega/ load, while an
Klaas-Jan de Langen, Johan H. Huijsing
openaire +1 more source
Analytical comparison of reversed nested Miller frequency compensation techniques
International Journal of Circuit Theory and Applications, 2009AbstractIn this paper, novel and previously proposed reversed nested Miller compensation (RNMC) networks are analyzed and compared, and their design equations are also presented. Hence, this paper is the natural extension of a previous paper by the authors (Int. J. Circ. Theor. Appl.
GRASSO, ALFIO DARIO +3 more
openaire +3 more sources
Design Procedures for Three-Stage CMOS OTAs With Nested-Miller Compensation
IEEE Transactions on Circuits and Systems I: Regular Papers, 2007Design procedures for three-stage CMOS operational transconductance amplifiers employing nested-Miller frequency compensation are presented in this paper. After describing the basic methodology on a Class-A topology, some modifications, to increase swing, slew-rate and current drive capability, are subsequently discussed for a Class-AB solution.
Cannizzaro S. O +4 more
openaire +2 more sources
Design guidelines for reversed nested miller compensation in three-stage amplifiers
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2003The reversed nested Miller compensation technique applied to a three-stage operational amplifier is discussed in this paper and new and simple design equations, accurately predicting the loop-gain phase margin, are developed. Techniques for parasitic positive-zero cancellation are also investigated and compared.
R. MITA +2 more
openaire +3 more sources
Distortion analysis of three-stage amplifiers with reversed nested-Miller compensation
Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005., 2006A theoretical evaluation of high-frequency distortion of three-stage amplifiers adopting the reversed nested Miller compensation is presented. The inherent computation complexity is reduced by exploiting a suitable amplifier model, and the nonlinear contribution of each stage is enucleated. Transistor-level simulations on a CMOS circuit are found to be
S. O. CANNIZZARO +2 more
openaire +2 more sources

