Results 151 to 160 of about 14,812 (190)
Some of the next articles are maybe not open access.
Multiprocess Lateralisation in Dyslexia
Laterality: Asymmetries of Body, Brain and Cognition, 2003Previous studies of behavioural asymmetries in dyslexia have emphasised verbal measures, and have not generally supported differences in functional asymmetry between dyslexic and normal readers. Here a multiprocess approach is taken, employing a sample of adult dyslexic readers.
David, Boles, Tanya, Turan
openaire +2 more sources
Shared Resource Multiprocessing
Computer, 1972A good design is the Elderado in any systems area. The elements of good design include efficiency, simplicity, and flexibility for use. While we make no pretense that the ideas described in this paper are essential to good computer design, it seems to us that it does meet many of the criteria and avoids a number of the pitfalls associated with high ...
M.J. Flynn, A. Podvin
openaire +1 more source
Multiprocessing memory subsystem
Microprocessors and Microsystems, 1987Abstract This paper presents a central memory subsystem for a tightly coupled multimicroprocessor system. The design supports high-speed single-cycle and burst-mode data transfers. It supports a high level of data integrity through autonomous retries upon error detection, and provides a high level of test support.
A.J. Van de Goor, AC Van Wijngaarden
openaire +1 more source
Multiprocess Control Techniques
IFAC Proceedings Volumes, 1971Abstract The paper is devoted to the development of an optimizing control system for a group of single-reactor continuous chemical proceses. A generalized model is developed based on the heat and mass balance equations. The least squares estimators of the process output variables are presented.
openaire +1 more source
1996
This paper describes a processor design and gives its estimated performance through trace-driven simulation. The processor runs four threads in parallel and issues up to four instructions per thread per cycle. In order execution is assumed to keep the pipeline stages simple enough to have a very short cycle width. Moreover, all the arithmetic operators
Bernard Goossens, Duc Thang Vu
openaire +1 more source
This paper describes a processor design and gives its estimated performance through trace-driven simulation. The processor runs four threads in parallel and issues up to four instructions per thread per cycle. In order execution is assumed to keep the pipeline stages simple enough to have a very short cycle width. Moreover, all the arithmetic operators
Bernard Goossens, Duc Thang Vu
openaire +1 more source
ACM SIGPLAN Lisp Pointers, 1993
This paper presents the multiprocessing architecture used to control the multiple window environment of a LISP-based Computer Aided Design tool. The multiprocessing control is implemented using the Lucid Common LISP Multitasking Facility. This paper will discuss the system motivation and goals, system architecture, and system development, including ...
openaire +1 more source
This paper presents the multiprocessing architecture used to control the multiple window environment of a LISP-based Computer Aided Design tool. The multiprocessing control is implemented using the Lucid Common LISP Multitasking Facility. This paper will discuss the system motivation and goals, system architecture, and system development, including ...
openaire +1 more source
Microprocessors and Multiprocessing
1991Multiprocessing, previously a rather expensive task, now can be performed cheaply and efficiently by microprocessors. But what is multiprocessing? Intepretation of this term is frequently confusing. In a general sense, multiprocessing is the use of a number of processors to carry out a single task, partitioned into subtasks and usually executed at the ...
openaire +1 more source
Multiprogramming and multiprocessing
IEEE Spectrum, 1964Multiprogramming and multiprocessing make economically feasible the capabilities of on-line debugging, man — machine interaction, and remote operation and communication in information handling ...
openaire +1 more source