Results 241 to 250 of about 458,088 (289)
Some of the next articles are maybe not open access.
Energy-Efficient Network-On-Chip Design
2004This chapter presents the latest advances in energy-efficient NoC design. Early NoC architectures are clearly power and area inefficient, thus calling for power optimization techniques. The chapter illustrates low power design techniques at several levels of abstraction in the NoC design process.
BENINI, LUCA +2 more
openaire +3 more sources
2007 International Symposium on System-on-Chip, 2007
In this paper, we present the sensor network-on-a-chip (SNOC) paradigm for designing robust and energy-efficient systems-on-a-chip (SOC). In this paradigm, computation in the presence of nanometer non-idealities such as process variations, leakage and noise is viewed as an estimation problem. Robust statistical signal processing theory is then employed
Girish V. Varatkar +3 more
openaire +1 more source
In this paper, we present the sensor network-on-a-chip (SNOC) paradigm for designing robust and energy-efficient systems-on-a-chip (SOC). In this paradigm, computation in the presence of nanometer non-idealities such as process variations, leakage and noise is viewed as an estimation problem. Robust statistical signal processing theory is then employed
Girish V. Varatkar +3 more
openaire +1 more source
2017
Networks implemented on single integrated circuit chips are important to present and future electronic technology. Different interconnection networks suitable for networks on chips are covered including stars, buses, meshes, torii, fat trees, butterfly fat trees, and octagon topologies. The architecture of nodes and switching alternatives are discussed.
openaire +1 more source
Networks implemented on single integrated circuit chips are important to present and future electronic technology. Different interconnection networks suitable for networks on chips are covered including stars, buses, meshes, torii, fat trees, butterfly fat trees, and octagon topologies. The architecture of nodes and switching alternatives are discussed.
openaire +1 more source
2011
The move to many-core system is expected to become the dominant trend in the near future. With technology scaling into nanoscale regime, hundreds and even thousands of intellectual property (IP) cores can be integrated into a single chip. How to provide efficient and reliable communication between these IP cores becomes a bit problem.
Bo Fu, Paul Ampadu
openaire +1 more source
The move to many-core system is expected to become the dominant trend in the near future. With technology scaling into nanoscale regime, hundreds and even thousands of intellectual property (IP) cores can be integrated into a single chip. How to provide efficient and reliable communication between these IP cores becomes a bit problem.
Bo Fu, Paul Ampadu
openaire +1 more source
2018
The power estimation method is evaluated in the context of a network on chip communication infrastructure. The reference power consumption information is provided by post-layout gate-level simulations. On system level, the network on chip is modeled bit-accurately and cycle-accurate, wile the virtual platform contains also abstract models of the ...
Stefan Schuermans, Rainer Leupers
openaire +1 more source
The power estimation method is evaluated in the context of a network on chip communication infrastructure. The reference power consumption information is provided by post-layout gate-level simulations. On system level, the network on chip is modeled bit-accurately and cycle-accurate, wile the virtual platform contains also abstract models of the ...
Stefan Schuermans, Rainer Leupers
openaire +1 more source
2015
NoC infrastructure is composed of routers, NIC, and interconnects as shown in Fig. 2.1. Routers are connected with their neighbors using multiple number of interconnects. Each PE is connected to a local port of a router through a NIC. The network interface controller adapts the messages from the PEs to NoC routers and vice versa.
Rabab Ezz-Eldin +2 more
openaire +1 more source
NoC infrastructure is composed of routers, NIC, and interconnects as shown in Fig. 2.1. Routers are connected with their neighbors using multiple number of interconnects. Each PE is connected to a local port of a router through a NIC. The network interface controller adapts the messages from the PEs to NoC routers and vice versa.
Rabab Ezz-Eldin +2 more
openaire +1 more source
���������������������� �������� Network on chip ���� ���� ������������ Systemc.:
2010chip, on-chip interconnection IC.
openaire +1 more source
Clamping strategies for organ-on-a-chip devices
Nature Reviews Materials, 2023Lorenzo Moroni, Stefan Giselbrecht
exaly
An on-chip photonic deep neural network for image classification
Nature, 2022Farshid Ashtiani +2 more
exaly