Results 221 to 230 of about 4,808,695 (292)

Robust Control of Distribution Static Compensator in Self-Excited Induction Generator-Based Wind Energy Systems Under Sensor Failures and Abnormal Load Conditions. [PDF]

Sensors (Basel)
Özer AS, Karaca H.
europepmc   +1 more source

Sleep Spindles and Slow Oscillations as Potential Biomarkers and Therapeutic Targets in Mild-to-Moderate Alzheimer's Disease. [PDF]

Curr Neurol Neurosci Rep
Páez A, Piñol-Ripoll G, Dakterzada F, Dang-Vu TT.   +3 more
europepmc   +1 more source

Phase-targeted modulation of essential tremor with transcranial magnetic stimulation of motor cortex

Mancini V, Grennan I, Shackle N, Vasaturo-Kolodner T, Sharma P, Siekmann A, Kundieko S, Ferrandes F, Biller L, Wendt K, Ali K, Rogers D, Sarangmat N, Oswal A, Denison T, Cagnan H, Sharott A, Stagg CJ.   +17 more
europepmc   +1 more source

DeepPLL: Synchronization of non-invasive brain stimulation to deep brain stimulation

Toth R, Ramón i García N, Gann MA, Pötter-Nerger M, Dozen R, Zeitzschel ML, Sharott A, Denison T, Schwab BC.   +8 more
europepmc   +1 more source

Some of the next articles are maybe not open access.

Related searches:

A comparison of Phase Locked Loop and FIFO Locked Loop

2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), 2013
In this paper we present a comparison of two methods to control the reading frequency of a First In First Out (FIFO) memory. The first method is based on the monitoring of its filling level and the other uses the synthesis of the writing frequency to generate and control the reading frequency.
Fábio Renato Bassan, Cleber Akira Nakandakare, Luis Paulo Fernandes de Barros, Fernando Rocha Pereira, Arley Salvador   +4 more
openaire   +2 more sources

Synchronizers based on carrier phase lock Loop and on symbol phase lock loop

2008 15th IEEE International Conference on Electronics, Circuits and Systems, 2008
The symbol synchronizer recoveries the clock and after, with it, samples and retimes the data. We present two synchronizer groups, the first based on filter with carrier phase lock loop (CPLL) and the second based on symbol phase lock loop (SPLL). Each group has four prototypes namely the analog, the hybrid, the combinational and the sequential.
Antonio D. Reis, José F. Rocha, Atílio Manuel da Silva Gameiro, José P. Carvalho   +3 more
openaire   +3 more sources

Digital phase locked loop

ICASSP '78. IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005
This paper deals with the design, construction and evaluation of a Digital Phase-Locked Loop. An exclusive OR gate serves as a linear phase detector. The integrator consists of a cascade of up/down decade counters. The D.C. value of each cycle from the phase detector is measured and accumulated. The rate of integration is determined by the clock input.
C. P. Reddy, Erik Fountain
openaire   +1 more source

A Molecular Phase-Locked Loop

Proceedings of ACM The First Annual International Conference on Nanoscale Computing and Communication, 2014
Molecular communications has been considered as a new paradigm in nano-networks. Similar to classical wireless communications, molecular communications also consists of three modules, i.e., the transmitter, the signal propagation (channel) and the receiver.
Chieh Lo, Yao-Jen Liang, Kwang-Cheng Chen   +2 more
openaire   +1 more source

Lock Detection in Phase-Locked Loops

SIAM Journal on Applied Mathematics, 1992
The phase quadrature lock detector is used extensively to detect phase lock in phase-locked loops (PLLs). However, this lock detector's relationship to PLL closed-loop dynamics has never been established. A new theory is presented, which accomplishes this for a specified class of PLLs.
openaire   +2 more sources