Results 131 to 140 of about 640,721 (187)
MitoGEx: An Integrated Platform for Streamlined Human Mitochondrial Genome Analysis. [PDF]
Genes (Basel)Jeenkeawpiam K +5 more
europepmc +1 more source
CASPULE: A computational tool to study sticker spacer polymer condensates. [PDF]
PLoS Comput BiolChattaraj A +3 more
europepmc +1 more source
Some of the next articles are maybe not open access.
Related searches:
Related searches:
Accelerating the Forward Convnets with Software Pipeline
2019 IEEE 14th International Conference on Intelligent Systems and Knowledge Engineering (ISKE), 2019We present a new approach to accelerate the forward convolutional neural netWorks (ConvNets). Instead of taking data parallelism into account for faster inference, We speed up ConvNets With the technology of software pipeline. Since a ConvNet is a chain-like model, Which means that the output of current layer Would become the input of next layer, it is
Ningning Zhou
exaly +2 more sources
ACM Computing Surveys, 1995
Utilizing parallelism at the instruction level is an important way to improve performance. Because the time spent in loop execution dominates total execution time, a large body of optimizations focuses on decreasing the time to execute each iteration. Software pipelining is a technique that reforms the loop so that a faster execution rate is realized ...
Vicki H. Allan +3 more
openaire +1 more source
Utilizing parallelism at the instruction level is an important way to improve performance. Because the time spent in loop execution dominates total execution time, a large body of optimizations focuses on decreasing the time to execute each iteration. Software pipelining is a technique that reforms the loop so that a faster execution rate is realized ...
Vicki H. Allan +3 more
openaire +1 more source
De-pipeline a software-pipelined loop
2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)., 2003Software pipelining is a loop optimization technique that has been widely implemented in modem optimizing compilers. In order to utilize fully the instruction level parallelism of the recent VLIW DSP processors, DSP programs have to be optimized by software pipelining.
Bogong Su +3 more
openaire +1 more source
Journal of Computer Science and Technology, 1995
Global software pipelining is a complex but efficient compilation technique to exploit instruction-level parallelism for loops with branches. This paper presents a novel global software pipelining technique, called Trace Software Pipelining, targeted to the instruction-level parallel processors such as Very Long Instruction Word (VLIW) and superscalar ...
Jian Wang 0046 +2 more
openaire +1 more source
Global software pipelining is a complex but efficient compilation technique to exploit instruction-level parallelism for loops with branches. This paper presents a novel global software pipelining technique, called Trace Software Pipelining, targeted to the instruction-level parallel processors such as Very Long Instruction Word (VLIW) and superscalar ...
Jian Wang 0046 +2 more
openaire +1 more source
Hardware/software partitioning and pipelining
Proceedings of the 34th annual conference on Design automation conference - DAC '97, 1997For a given throughput constrained system-level specification, we present a design flow and an algorithm to select software(general purpose processors) and hardware components, and then partition and pipeline the specification amongstthe selected components.This is done so as to beat satisfythe throughput constraint at minimal hardware cost.Ourability ...
Smita Bakshi, Daniel Gajski
openaire +2 more sources