Results 211 to 220 of about 715,335 (264)
Hybrid TSA-TLBO optimization of an EF<sub>2</sub> resonant DC-DC converter for energy-efficient fuel cell electric vehicles with reduced battery dependency. [PDF]
Sci RepManuel Raj JM +3 more
europepmc +1 more source
Coupled interactions between photovoltaic systems and urban thermal environment. [PDF]
iScienceLi L, Zhu R, Tian Y.
europepmc +1 more source
Numerical simulation and performance optimization of InPbI<sub>3</sub> perovskite solar cells. [PDF]
Discov NanoFasanmi PO, Kheswa BV, Al-Dmour H.
europepmc +1 more source
Some of the next articles are maybe not open access.
Related searches:
Related searches:
Power-efficient power-management logic
2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), 2014Since the power consumption has become the key aspect in almost every digital-system design, many advanced power-reduction techniques have been developed to minimize power. The most popular strategy to apply these techniques is adoption of so-called power management.
Dominik Macko +2 more
openaire +2 more sources
Nature Biomedical Engineering, 2020
Narrow-bandwidth signals and relaxed neural-recording parameters can substantially reduce the power requirements of brain–machine interfaces without degrading their performance.
openaire +2 more sources
Narrow-bandwidth signals and relaxed neural-recording parameters can substantially reduce the power requirements of brain–machine interfaces without degrading their performance.
openaire +2 more sources
Power-Efficient Asynchronous Design
20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07), 2007The potential advantage of low power consumption is one of the main reasons why asynchronous logic attracts attention from both industrial and academic circles. A number of low-power asynchronous designs have been proposed since the 1990s. In this paper, an attempt is made to compare the power-efficiency of asynchronous and synchronous designs, and to ...
Yijun Liu +3 more
openaire +1 more source
Power efficient Networks on Chip
2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009), 2009a low power switch design is proposed to achieve power-efficient Network on Chip (NoC). The proposed NoC switch reduces the power consumption of the Butterfly Fat Tree (BFT) architecture by 28 % as compared to the conventional BFT switch. Moreover, the power reduction technique is applied to different NoC architectures.
Mohamed A. Abd El-Ghany +3 more
openaire +2 more sources
Power Efficient Distributed Simulation
Proceedings of the 2017 ACM SIGSIM Conference on Principles of Advanced Discrete Simulation, 2017Energy and power consumption have become important concerns for many computing systems ranging from embedded and mobile systems operating on battery-powered devices to high performance and cloud computing applications running on supercomputers and in data centers.
Richard M. Fujimoto +4 more
openaire +2 more sources
Compiling for performance and power efficiency
2013 23rd International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), 2013Performance and power efficiency are issues that can be addressed by the compiler, due to the fact that the compiler will generate code that will exercise several parts of the processor. The mainstream compilers apply several optimizations in order to improve the quality of the final code, but not all optimizations will result in a performance gain and/
Ewerton Daniel de Lima +3 more
openaire +1 more source
SDM for Power Efficient Transmission
Optical Fiber Communication Conference, 2017We discuss the principles behind the use of space division multiplexing for power efficient transmission in optical fiber communication systems. Experimental demonstration of these principles are realized in a multicore fiber transmission system.
Yu Sun +5 more
openaire +2 more sources