The Elasticity Algorithm for Automated Route Design Based on Electronic Chart
2009 International Workshop on Intelligent Systems and Applications, 2009Automated sea route design is an important part for the application of electronic chart. An elasticity algorithm based on the grid chart environmental model is brought forward to search the shortest safe sea route automatically by making full use of the adjacency of the grids.
Yong Chen, Qing-Hui Tang, Ge Chen
openaire +2 more sources
Extension of Einstein’s Planetary Theory Based on Generalized Gravitational Scalar Potential
Journal of the Nigerian Association of Mathematical Physics, 2015In this article, the generalized Einstein’s radial equation of motion in the equatorial plane of the Sun is transformed to obtain additional correction terms to all order of C2 to Einstein’s planetary equation of motion and hence to the planetary parameters.Keywords: Radial Equation; Planetary Equation; Planetary ...
Shamsu Ahmad+4 more
openaire +92 more sources
From Electronic Design Automation to Automotive Design Automation
ACM International Symposium on Physical Design, 2019Advanced driver assistance systems (ADAS), autonomous functions, and connected applications bring a revolution to automotive systems, but they also make automotive design, especially software and electronics, more complex than ever.
Chung-Wei Lin
semanticscholar +1 more source
An Automatic Placement and Routing Methodology for Asynchronous SFQ Circuit Design
IEEE transactions on applied superconductivity, 2020This article proposes an automatically placed and routed methodology for asynchronous single flux quantum (SFQ) circuits using passive transmission line lines and utilizing a commercial electronic design automation (EDA) tool, Cadence Innovus.
Sagnik Nath+4 more
semanticscholar +1 more source
An FPGA routing algorithm to improve efficiency and quality
Conference on Advanced Algorithms and Signal Image Processing, 2023With the continuous increase in the size and integration of Field Programmable Gate Arrays (FPGAs), the running time of FPGA Electronic Design Automation (EDA) software has become longer and longer, gradually constraining the healthy development of FPGAs.
Rui Zhu, Chengjun Li
semanticscholar +1 more source
Automated Design of FPGAs Facilitated by Cycle-Free Routing
International Conference on Field-Programmable Logic and Applications, 2020As device technology advances into the sub-10nm era, the design costs of Field Programmable Gate Arrays (FPGAs) built out of fully-custom, hand-layout blocks have increased dramatically.
Ang Li, Ting-Jung Chang, D. Wentzlaff
semanticscholar +1 more source
CR&P: An Efficient Co-operation between Routing and Placement
Design, Automation and Test in Europe, 2022Placement and Routing (P&R) are two main steps of the physical design flow implementation. Traditionally, because of their complexity, these two steps are performed separately.
Erfan Aghaeekiasaraee+8 more
semanticscholar +1 more source
Path-Based Pre-Routing Timing Prediction for Modern Very Large-Scale Integration Designs
IEEE International Symposium on Quality Electronic Design, 2022Timing closure is crucial to successful very large-scale integration designs. In the physical design stage, designers must iterate their design to develop a layout that can resolve timing violations, which is relatively time consuming.
Li-Wei Chen+8 more
semanticscholar +1 more source
Deep Representation Learning for Electronic Design Automation
arXiv.orgRepresentation learning has become an effective technique utilized by electronic design automation (EDA) algorithms, which leverage the natural representation of workflow elements as images, grids, and graphs.
Pratik Shrestha+5 more
semanticscholar +1 more source
Effective Routing Probability Maps via Convolutional Neural Networks for Analog IC Layout Automation
International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit DesignThe use of electronic design automation methodologies for analog integrated circuit routing has long presented a challenge due to both layout-dependent and intra/inter-net effects that impact performance.
Diogo Peneda+4 more
semanticscholar +1 more source