Results 201 to 210 of about 19,913 (253)
OpenMCT: an open-source DC motor control educational kit. [PDF]
HardwareXVon Chong A +3 more
europepmc +1 more source
A hybrid pelican-GWO optimized fractional order PID controller for enhanced performance of hybrid active power filters. [PDF]
Sci RepSalah Eldeen RS +3 more
europepmc +1 more source
Circle Condition-Based Feedback Compensation with Frequency Shaping for Improvement of Settling Performanceopenaire
Some of the next articles are maybe not open access.
Related searches:
Related searches:
A fast settling frequency synthesizer with switched‐bandwidth loop filter
International Journal of Circuit Theory and Applications, 2021SummaryThis paper presents a new method to substantially decrease the settling time of analog phase‐locked loops (PLLs) while keeping its phase noise unaffected. This is achieved by switching the loop filter capacitors and resistor in such a way that output frequency is kept seamless.
Farhad Beiraghdar +2 more
exaly +2 more sources
Fast settling PLL frequency synthesizer utilizing the frequency detector method speedup circuit
IEEE Transactions on Consumer Electronics, 1997We propose two items for the fast frequency settling in the phase locked loop (PLL) frequency synthesizer. One is a PLL frequency synthesizer utilizing a frequency detector method speedup circuit (FDMSC). From the experimental results, it is observed that fast frequency settling can be achieved.
Y. Sumi +5 more
exaly +3 more sources
Feedforward Compensation by Specified Step Settling With Frequency Shaping of Position Reference
IEEE Transactions on Industrial Electronics, 2014This paper presents a frequency shaping of position reference in a framework of deadbeat feedforward compensation with specified step settling. In the proposed compensation, a control design freedom is additionally expanded to the frequency shaping in the original position reference, while the feedforward compensation ensures the specified step ...
Makoto Iwasaki, Kenta Seki
exaly +2 more sources
Relationship between frequency response and settling time of operational amplifiers
IEEE Journal of Solid-State Circuits, 1974The effects of pole-zero pairs (doublets) on the frequency response and settling time of operational amplifiers are explored using analytical techniques and computer simulation. It is shown that doublets which produce only minor changes in circuit frequency response can produce major changes in settling time.
P R Gray, R G Meyer
exaly +2 more sources
A Fast Settling Frequency-to-Voltage Converter with Separate Voltage Tracing Technique for FLLs
2021 18th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON), 2021A novel switch-capacitor based frequency-to- voltage converter (FVC) featuring with fast settling speed is proposed in this paper. By utilizing the separate voltage tracing (SVT) technique instead of traditional charge redistribution mechanism, the successive approximation process is eliminated.
Xin Ding, Jianhui Wu
exaly +2 more sources
JVC/Journal of Vibration and Control, 2007
In this article, the frequency characteristics of a flexible hub-beam system with an attached mass in an arbitrary position are investigated using a first-order approximation coupling (FOAC) model. Three kinds of damping are considered in the model: Damping located at the hub bearing, structural damping caused by the beam material, and damping caused ...
Guoping Cai
exaly +2 more sources
In this article, the frequency characteristics of a flexible hub-beam system with an attached mass in an arbitrary position are investigated using a first-order approximation coupling (FOAC) model. Three kinds of damping are considered in the model: Damping located at the hub bearing, structural damping caused by the beam material, and damping caused ...
Guoping Cai
exaly +2 more sources
A novel fast-settling ADPLL architecture with frequency tuning word presetting and calibration
2009 IEEE 8th International Conference on ASIC, 2009A time domain behavior modeling for fast-settling all digital phase-locked-loop (ADPLL) is proposed. By using the frequency presetting and adaptive bandwidth algorithm, this ADPLL can lock within 2µs according to the Simulink behavior simulation results.
Jianjun Zhou
exaly +2 more sources