Automated Test Case Generation for Digital System Designs: A Mapping Study on VHDL, Verilog, and SystemVerilog Description Languages [PDF]
, 2020 Ashish Alape Vivekananda +1 more
openalex +1 more source
FPGA virtual platform based on systemc and verilog
, 2020 Chunwei Song, Xianghu Wu, Yongchao Tao
openalex +1 more source
Analysis and Verilog-A Modeling of Floating-Gate Transistors
IEEE Open Journal of Circuits and SystemsFloating-gate transistors provide non-volatile analog storage in standard CMOS processes and are crucial in the development of reconfigurable Systems on Chips (SoCs), programmable analog structures, analog neural networks, and mixed-signal neuromorphic ...
Sayma Nowshin Chowdhury +2 more
doaj +1 more source
Compact Modeling of 0.35 micron SOI CMOS Technology Node for 4 K DC Operation using Verilog-A [PDF]
, 2010 Akin Akturk +9 more
openalex +1 more source
A Comprehensive Analog–Mixed Signal (AMS) Simulations Environment
ChipsThe analog–mixed signal simulation environment, used for verifying non-volatile memory macrocells, is presented. It has been adopted over the last decade, providing excellent results in verification coverage, efficiency, and flexibility. This methodology
Enrico Castaldo, Marco Eugenio Gibilaro
doaj +1 more source
Advanced Large Language Model (LLM)-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis [PDF]
, 2023 Kiran Thorat +7 more
openalex +1 more source
FAV2G: Fog-Based Authentication Scheme for Vehicle-to-Grid Network With Verilog Implementation
IEEE Open Journal of the Computer SocietyVehicle-to-Grid (V2G) technology is evolving quickly as it works both ways, with energy and information being exchanged between electric vehicles (EVs) and the power grid. However, existing authentication schemes of V2G systems tend to be computationally
Arun Sekar Rajasekaran +3 more
doaj +1 more source
Otomatisasi Pembuatan Logic Design Dan Layout Pada Desain Vlsi ( Very Large Scale Integration )
Semesta Teknika, 2016 In making of design VLSI ( Very Large Scale Integrated Scale Integration ) is needed planning of Logic Design and Layout. The function of making of Logic Design is to translate existing case study into truth tables and then it is described into logical ...
Machmud Effendy
doaj