Design and Performance Analysis of Various Adders using Verilog [PDF]
, 2013 M. Saikumar, P. Samundiswary
openalex +1 more source
DESIGN AND IMPLEMENTATION OF FPGA-BASED FFT CO-PROCESSOR USING VERILOG HARDWARE DESCRIPTION LANGUAGE [PDF]
, 2021 Yung-Chong Lee +2 more
openalex +1 more source
MOSFET Physics-Based Compact Model Mass-Produced: An Artificial Neural Network Approach. [PDF]
Micromachines (Basel), 2023 Huang S, Wang L.
europepmc +1 more source
Word level predicate abstraction and refinement for verifying RTL verilog
, 2005 Himanshu Jain +3 more
openalex +2 more sources
Comparison of Verilog‐A compact modelling strategies for spintronic devices [PDF]
, 2014 Kotb Jabeur +4 more
openalex +1 more source
Parameterizable Design on Convolutional Neural Networks Using Chisel Hardware Construction Language. [PDF]
Micromachines (Basel), 2023 Madineni MC, Vega M, Yang X.
europepmc +1 more source
A Cost Effective DVI interface on Virtex-5 FPGA Through Verilog HDL [PDF]
, 2014 Asif Ahmad A S
openalex +1 more source
Translating the Instructional Processor from VHDL to Verilog [PDF]
, 2020 Ronald Hayne
openalex +1 more source
Shallow Clock Tree Pre-Estimation for Designing Clock Tree Synthesizable Verilog RTLs [PDF]
, 2023 Na-Young Kwon, Daejin Park
openalex +1 more source
Checking consistency of C and Verilog using predicate abstraction and induction
, 2005 Daniel Kroening, Emma L. Clarke
openalex +2 more sources