Results 261 to 270 of about 37,772 (288)

The semantic challenge of Verilog HDL [PDF]

Proceedings of Tenth Annual IEEE Symposium on Logic in Computer Science, 2002
The Verilog hardware description language (HDL) is widely used to model the structure and behaviour of digital systems ranging from simple hardware building blocks to complete systems. Its semantics is based an the scheduling of events and the propagation of changes.
openaire   +1 more source

Some of the next articles are maybe not open access.

Related searches:

Modeling Concurrent Functionality in Verilog

2019
This chapter presents a set of built-in operators that will allow basic logic expressions to be modeled within a Verilog module. This chapter then presents a series of combinational logic model examples.
openaire   +2 more sources

Verilog module for on the Go implementation

2016 International Conference on Energy Efficient Technologies for Sustainability (ICEETS), 2016
On the Go (OTG) is the improvement and supplement of USB innovation. OTG's capacity is to trade learning between OTG gadgets with the necessity of no-PC. OTG usage is a part of the USB Implementation. Serial correspondence has the upside of less number of transmission line, high unwavering quality, and long transmission separation along these lines is ...
C. Kalyana Sundram, R. Pavithra Guru
openaire   +2 more sources

Incrementally recompiling Verilog

Proceedings. 1995 IEEE International Verilog HDL Conference, 2002
One of the frustrations frequently encountered by users of high level design languages is the large amount of time required to process small changes in the design. This frustration is particularly acute in the final stage of hardware design when using a hardware description language like Verilog or VHDL. Since hardware models tend to be quite large and
openaire   +2 more sources

Operational semantics for Verilog

Proceedings Eighth Asia-Pacific Software Engineering Conference, 2005
We consider a non-trivial subset of Verilog HDL and construct an operational semantics for it. Only a handful of convenient but nonessential statements are left out for the sake of brevity. However, all challenging parts of the language, including Behavioural and RTL constructs, are considered.
openaire   +2 more sources

Verilog Constructs and Combinational Design-I

2021
An efficient RTL design always uses minimum number of logic gates. This chapter discusses about the combinational logic design using the synthesizable Verilog constructs, also discusses about the practical and real-life scenarios, and is useful while implementing combinational designs.
openaire   +2 more sources

Power MOSFET Verilog modelling

2016 12th IEEE International Symposium on Electronics and Telecommunications (ISETC), 2016
Power MOSFETs are electronic devices used for modern switches. The complexity of mixed-signal system-on-chip using power MOSFETs has increased. Advanced analog and digital interfaces, tough requirements for their safety and reliability impose new advanced methodologies for their simulations.
Dragos Dobrescu, Lidia Dobrescu, Daniel Tudora   +2 more
openaire   +2 more sources

Verilog for Simulation and Synthesis

2005
This chapter presented the Verilog HDL language from a hardware design point of view. The chapter used complete design examples at various levels of abstraction for showing ways in which Verilog could be used in a design. We showed how timing details could be incorporated in cell descriptions.
openaire   +2 more sources

Kurze Einführung in VERILOG

1995
Dieses Kapitel verschafft dem Leser anhand mehrerer kleiner Beispiele einen ersten Uberblick uber die Hardware-Beschreibungssprache VERILOG. Zusammen mit der ausfuhrlichen Einfuhrung in Kapitel 11, die je nach Bedarf parallel zum ubrigen Buch genutzt werden kann, und mit dem Ubungssimulator VeriWell auf der beiliegenden Diskette werden alle Grundlagen ...
openaire   +2 more sources

Verilog for Implementation and Verification

2016
Hardware Description Language (HDL) is widely used as it is easier to explore different design options (e.g., throughput vs. latency), reduce design time and cost significantly, allows larger designs, can reuse design to target different technologies as it is technology-independent language.
openaire   +2 more sources