Results 11 to 20 of about 952 (175)
Pushing energy savings in adiabatic logic by carbon-nanotube field effect transistors [PDF]
For the first time carbon nanotube (CNT) transistor based adiabatic logic (AL) was analyzed in this work and compared to CNT based static CMOS (CCNT). Static CCNT inverters are used as a reference and compared to inverters in the AL families Efficient ...
P. Teichmann +2 more
doaj +1 more source
Challenges to adopting adiabatic circuits for systems‐on‐a‐chip
Adiabatic complementary metal–oxide–semiconductor (CMOS) circuits have been proposed as a low‐power option for CMOS systems‐on‐a‐chip (SoCs) but have not gained popularity due to practical difficulties in scaling to millions of gates. The architecture of
Krishnan S. Rengarajan +2 more
doaj +1 more source
EE-ACML: Energy-Efficient Adiabatic CMOS/MTJ Logic for CPA-Resistant IoT Devices
Internet of Things (IoT) devices have strict energy constraints as they often operate on a battery supply. The cryptographic operations within IoT devices consume substantial energy and are vulnerable to a class of hardware attacks known as side-channel ...
Zachary Kahleifeh, Himanshu Thapliyal
doaj +1 more source
Adiabatic Differential Cascode Voltage Switch Logic (A-DCVSL) for low power applications
In this paper, a new adiabatic logic family named as adiabatic differential cascode voltage-switch logic (A-DCVSL) for low power applications is presented.
Kirti Gupta +2 more
doaj +1 more source
Contactless capacitive adiabatic logic [PDF]
CMOS technology allows a femto Joule energy dissipation per logic operation, if operated at optimal frequency and voltage. However, this value remains orders of magnitude above the theoretical limit predicted by Lan-dauer. In this work, we present a new paradigm for low power computation, based on variable capacitors. Such components can be implemented
Perrin, Yann +5 more
openaire +3 more sources
Designing energy-efficient and secure cryptographic circuits in low-frequency medical devices are challenging due to low-energy requirements. Also, the conventional CMOS logic-based cryptographic circuits solutions in medical devices can be vulnerable to
Amit Degada, Himanshu Thapliyal
doaj +1 more source
Positive feedback in adiabatic logic
An adiabatic logic family is presented, which makes use of a CMOS positive feedback amplifier. The gate is based on dual rail logic and a cascade of such gates only needs three power/clock lines to operate. The positive feedback amplifier ensures high noise immunity and takes part in the energy recovery process.
A. VETULI +2 more
openaire +4 more sources
Adiabatic capacitive logic: A paradigm for low-power logic [PDF]
Although CMOS technology scaling combined with efficient frequency and voltage scaling strategies offer femto Joule per logic operation, energy consumption remains orders of magnitude above the limit given by information theory. To alleviate this inherent energy dissipation, this paper introduces a new paradigm: the adiabatic capacitive logic. Based on
Gaël Pillonnet +2 more
openaire +2 more sources
Capacitive-Based Adiabatic Logic [PDF]
This paper introduces a new paradigm to implement logic gates based on variable capacitance components instead of transistor elements. Using variable capacitors and Bennett clocking, this new logic family is able to discriminate logic states and cascade combinational logic operations.
Ayrat Galisultanov +3 more
openaire +2 more sources
Ultra Low Power Adiabatic Logic Using Diode Connected DC Biased PFAL Logic
With the continuous scaling down of technology in the field of integrated circuit design, low power dissipation has become one of the primary focuses of the research.
Akash Agrawal +2 more
doaj +1 more source

