Results 1 to 10 of about 10,072 (134)
The paper presents a technique for estimating the information parameters of the quantization noise generated by the analog-to-digital conversion of the measuring signal. An experiment and algorithm descriptions are presented to confirm the correctness of
V. K. Zheleznyak +2 more
doaj +2 more sources
High-speed electro-optic analogue-digital conversion
An experimental electro-optic analogue-digital convertor based on a diffraction modulator is described to illustrate the principle that direct analogue-digital conversion can be performed at high speeds with electro-optic devices.
S. Wright, I.M. Mason, M.G.F. Wilson
openaire +3 more sources
Mismatch in the binary‐weighted capacitive digital‐to‐analog converter (DAC) greatly affects the linearity of the successive‐approximation‐register (SAR) ADC by deteriorating the total harmonic distortion (THD).
Li Dong +8 more
doaj +1 more source
Asynchronous SAR ADC with self‐timed track‐and‐hold
This paper presents an asynchronous SAR ADC featuring a self‐timed track‐and‐hold (STH) architecture. The design aims to address the common timing issue of divider‐based clock generation, where the fixed‐time track‐and‐hold (FTH) period often results in ...
Sunghyun Bae +4 more
doaj +1 more source
A novel bandgap voltage reference based on folding compensation
This letter proposes a novel bandgap reference circuit that utilizes both curvature and folding compensation to achieve a temperature coefficient (TC) of 2.23 ppm/°C.
Mingyu Liu +4 more
doaj +1 more source
A 1.2V −55°C‐125°C ultra‐low noise bandgap voltage reference without start‐up circuit
This paper proposes a novel bandgap voltage reference (BGR) with low temperature coefficient, ultra‐low noise and without start‐up circuit. Designed in a TSMC 180‐nm CMOS technology, this bandgap voltage reference operates in the temperature range of −55
Linzhi Tao, Haoyu Zhuang, Qiang Li
doaj +1 more source
A neural network based background calibration for pipelined‐SAR ADCs at low hardware cost
This paper proposes a background calibration scheme for the pipelined‐Successive Approximation Register (SAR) Analog‐to‐Digital Converter (ADC) based on the neural network.
Yuguo Xiang +5 more
doaj +1 more source
Method of high timing resolution pulse synthesis based on virtual sampling [PDF]
Adjustable-width pulse signals are widely used in systems such as test equipment for hold time, response time and radar testing. In this study, we proposed a pulse generation method based on virtual sampling with ultra-high pulse width resolution. In the
Hanglin Liu +4 more
doaj +1 more source
Optical digital‐to‐analog converters (DACs) are key to overcoming the enormous power consumption caused by the slowdown of Moore's Law. In previous work, an optical DAC consisting of a signal generator and an intensity converter was presented.
Yohei Aikawa, Hiroyuki Uenohara
doaj +1 more source
The authors present a low‐power area‐efficient subarray beamforming receiver (RX) structure for a miniaturized 3‐D ultrasound imaging system. Given that the delay‐and‐sum (DAS) and digitization functions consume most of the area and power in the receiver,
Seungah Lee, Soohyun Yun, Joonsung Bae
doaj +1 more source

