Results 121 to 130 of about 2,227 (178)
An autonomy-supportive intervention program for STEM teachers to enhance engagement among students. [PDF]
Wang CKJ +6 more
europepmc +1 more source
Review: Genomic insights into the adaptive traits and stress resistance in modern horses. [PDF]
Jafari H +8 more
europepmc +1 more source
A Multicycle Pipelined GCM-Based AUTOSAR Communication ASIP
In this paper, we explore two pipeline techniques to enhance performance of communication operations in AUTomotive Open System Architecture (AUTOSAR)-based automotive electronic control units (ECUs), and securing these communication operations using an ...
Mona Safar +2 more
exaly +3 more sources
Some of the next articles are maybe not open access.
Related searches:
Related searches:
ASIP for 5G and Beyond: Opportunities and Vision
IEEE Transactions on Circuits and Systems II: Express Briefs, 2021The tutorial discusses application-specific instruction-set processors (ASIP) and their potential for the fifth generation (5G) and beyond 5G networks. ASIP is a class of customized processor, typically designed for a single or a small set of applications, incorporating flexibility of a software implementation and efficiency of a register transfer ...
Shahabuddin, Shahriar +4 more
openaire +1 more source
Power reduction of ASIPs by distributing the workload on several ASIP-instances
Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005., 2006In modern SoC designs, more and more application specific instruction-set processors (ASIPs) are used. They enable a trade off between the flexibility due to the software implementation of algorithms and hardware efficiency arising from the ASIP architecture which is optimized with respect to the application.
Vijayakumar Kalyanaraman +4 more
openaire +1 more source
ASIPs for artificial neural networks
2011 6th IEEE International Symposium on Applied Computational Intelligence and Informatics (SACI), 2011Customized application-specific processors called ASIPs are becoming commonplace in contemporary embedded system designs. Neural networks are an interesting application for which an ASIP can be tailored to increase performance, lower power consumption and/or increase throughput.
Daniel Shapiro +4 more
openaire +1 more source
Proceedings IEEE Symposium and Workshop on Engineering of Computer-Based Systems, 2002
This paper describes our current research in the field of systems design, trying to reach an Application Specific System Integration (ASIS). We try to go beyond circuit integration to reach systems integration, using Application Specific Processors (ASIPs) with different architectures. Our target system is based on industry applications.
Luigi Carro +3 more
openaire +1 more source
This paper describes our current research in the field of systems design, trying to reach an Application Specific System Integration (ASIS). We try to go beyond circuit integration to reach systems integration, using Application Specific Processors (ASIPs) with different architectures. Our target system is based on industry applications.
Luigi Carro +3 more
openaire +1 more source
2011
ASIP exploration uses the mappability method for the selection of processor core and algorithm combinations for multi-core designs. The mappability estimation is based on the analysis of the correlations of algorithm and core characteristics. This information is used for narrowing the exploration space of the subsequent ASIP design that exploits ...
Kreku, Jari +3 more
openaire +1 more source
ASIP exploration uses the mappability method for the selection of processor core and algorithm combinations for multi-core designs. The mappability estimation is based on the analysis of the correlations of algorithm and core characteristics. This information is used for narrowing the exploration space of the subsequent ASIP design that exploits ...
Kreku, Jari +3 more
openaire +1 more source
Synthesis of ASIPs for DSP algorithms
Integration, 1999ASICs offer the best realization of DSP algorithms in terms of performance, but the cost is prohibitive, especially when the volumes involved are low. However, if the architecture synthesis trajectory for such algorithms is such that the target architecture can be identified as an interconnection of elementary parameterized computational structures ...
Ramanathan, S, Visvanathan, V, Nandy, SK
openaire +2 more sources

