Results 141 to 150 of about 2,782,819 (220)

All-to-all reconfigurability with sparse and higher-order Ising machines. [PDF]

Nat Commun
Nikhar S, Kannan S, Aadit NA, Chowdhury S, Camsari KY.   +4 more
europepmc   +1 more source

Some of the next articles are maybe not open access.

Related searches:

Identification of Parameters and Power Losses of Six-Phase Asynchronous Machines by Induction Regenerative Method

2023 10th International Conference on Modern Power Systems (MPS), 2023
The work is focused on identifying the equivalent circuit parameters and power losses of a six-phase asynchronous motor with the cage rotor, using a laboratory bench with an adjustable three-phase power supply and without mechanical load.
P. Todos, I. Nucă, Ghenadie Tertea, Vadim Cazac   +3 more
semanticscholar   +1 more source

Acceptance Testing of the Six-Phase Asynchronous Machines

2021 International Conference on Electromechanical and Energy Systems (SIELMEN), 2021
This paper addresses to the issue of program organization and testing attempts to accept with 6 phases machines, a less researched field. According to the standards, several tests, in particular those of experimental definition of the parameters, it must
P. Todos, Ghenadie Tertea, I. Nucă, Vadim Cazac, M. Burduniuc   +4 more
semanticscholar   +1 more source

Asynchronous Abstract Machines

Proceedings of the 9th International Workshop on Runtime and Operating Systems for Supercomputers, 2019
Today's systems offer an increasing number of processor cores, however, the chance to operate them efficiently by dedicating cores to specific tasks is often missed. Instead, mixed workloads are processed by each core which leads to system noise (i.e., interferences, scheduling overheads) and yields subpar performance, only.
Sebastian Maier, Timo Hönig, Peter Wägemann, Wolfgang Schröder-Preikschat   +3 more
openaire   +1 more source

Fail-Safe Asynchronous Sequential Machines

IEEE Transactions on Computers, 1975
Fail-safe circuits are designed to assume a 1 (1-fail-safe) or a 0 (0-fail-safe) output state upon failure. This correspondence extends fault detection techniques previously presented [1] to include the design of fail-safe asynchronous sequential circuits.
Sawin, Dwight H. III, Maki, Gary K.
openaire   +2 more sources

Fault-Tolerant Asynchronous Sequential Machines

IEEE Transactions on Computers, 1974
A general design technique for achieving single fault-tolerant asynchronous sequential circuits is described. The design procedures apply over a large range of fault conditions and are extremely easy to use. Generally, less than three times the logic required for a single copy is needed to achieve single fault tolerance. In addition to fault tolerance,
Maki, Gary K., Sawin, Dwight H. III
openaire   +2 more sources

Self-Synchronized Asynchronous Sequential Machines

IEEE Transactions on Computers, 1974
In this correspondence, a new circuit structure is proposed which basically supresses the possibility of hazards and critical races in asynchronous sequential machines. In contrast to many approaches which try to solve these problems by changing the form of the automaton model, we suggest a more general "hardware" solution.
Rey, Christian A., Vaucher, J.
openaire   +2 more sources

Machine learning in an asynchronous machine

Conference Proceedings 1991 IEEE International Conference on Systems, Man, and Cybernetics, 2002
To give a broad view of machine learning, the authors describe the basic methods of learning and give examples of learning systems which illustrate these techniques. Some of the early research in the performance of machine learning systems is discussed.
J. Carter, J. Herath
openaire   +1 more source

MODELING OF ASYNCHRONOUS MACHINE

CAD/EDA, MODELING AND SIMULATION IN MODERN ELECTRONICS: COLLECTION OF SCIENTIFIC PAPERS OF THE III INTERNATIONAL SCIENTIFIC AND PRACTICAL CONFERENCE, 2019
This paper presents a mathematical model of a generalized asynchronous machine and its modeling in MATLAB ...
Anatoliy Afanasyev, Evgeniya Studneva
openaire   +1 more source

A Continuous-Time Asynchronous Boltzmann Machine

Neural Networks, 1997
We propose an asynchronous neural network model having the same structure as the binary Hopfield model. Each neuron operates with continuous time and randomly changes its state according only to its membrane potential. The proposed model settles in a steady-state fluctuation, in which the probability distribution of the global state is identical to ...
Teruyuki, Miyajima, Masahiro, Agu, Kazuo, Yamanaka   +2 more
openaire   +2 more sources