Results 91 to 100 of about 134,754 (281)
CAAI Transactions on Intelligence Technology, EarlyView.ABSTRACT Large language models (LLMs) have made remarkable advances in natural language processing, demonstrating great potential in modelling structured sequences. However, adapting these capabilities to machine gaming tasks such as Go remains challenging due to limitations in strategy generalisation and optimisation efficiency.
Xiali Li +5 more
wiley +1 more source
MemWander: Memory Dynamic Remapping via Hypervisor Against Cache-Based Side-Channel Attacks
IEEE Access, 2019 Current countermeasures against last level cache (LLC) based non-memory-sharing side-channel attacks (LNSA), which is a powerful and practical cache attack in the cloud, fail in practical due to their shortage of generality or efficiency.
Chao Yang, Yunfei Guo, Hongchao Hu
doaj +1 more source
IEEE AccessIn a limited preemption real-time system with a cache architecture, scheduling analysis must not only consider the execution time of tasks and the blocking of lower-priority tasks, but also precisely analyze cache-related preemption delays (CRPD). In set-
Pengyu Zhou
doaj +1 more source
A high level implementation and performance evaluation of level-I asynchronous cache on FPGA
Journal of King Saud University: Computer and Information Sciences, 2017 To bridge the ever-increasing performance gap between the processor and the main memory in a cost-effective manner, novel cache designs and implementations are indispensable. Cache is responsible for a major part of energy consumption (approx.
Mansi Jhamb, R.K. Sharma, A.K. Gupta
doaj +1 more source
In Whose Interest is the Public Interest?
The Political Quarterly, EarlyView.Abstract The current government has implemented changes to the planning system in ‘the public interest’ and planners more generally aim to make decisions in ‘the public interest’. Yet, this concept is hard to define, and it has been much reflected on since the adoption of land use planning in 1947.
Kelvin MacDonald
wiley +1 more source
A new compiler-directed cache coherence scheme for shared memory multiprocessors with fast and parallel explicit invalidation (abstract) [PDF]
, 1992 Ahmed Louri, Hongki Sung
openalex +1 more source
Security and Privacy of Blockchain-Based Single-Bit Cache Memory Architecture for IoT Systems [PDF]
, 2022 Reeya Agrawal +3 more
openalex +1 more source
The Political Quarterly, EarlyView.Abstract This article explores how persistent inequality in London can be addressed through a place‐based systems approach, using Feltham in the Borough of Hounslow—one of the capital's most deprived areas—as a case study. It offers a blueprint for community regeneration using a ‘pathways to progression’ education model.
Peter John
wiley +1 more source
mprovement of Cache Memory Performance by Reducing Cache Miss Rate and Miss Penalty
مجلة جامعة الزيتونةCache is a small amount of memory which is part of the CPU which is physically closer to the CPU than RAM is the more cache there is the more data can be stored closer to the CPU.
Nagmden shtewi, Abdurrezagh Elmezughi
doaj