Results 21 to 30 of about 385,801 (356)
CMOS circuit implementations for neuron models [PDF]
The mathematical neuron basic cells used as basic cells in popular neural network architectures and algorithms are discussed. The most popular neuron models (without training) used in neural network architectures and algorithms (NNA) are considered ...
Linares Barranco, Bernabé+2 more
core +1 more source
A Wideband Inductorless CMOS Front-End for Software Defined [PDF]
The number of wireless communication links is witnessing tremendous growth and new standards are being introduced at high pace. These standards heavily rely on digital signal processing, making CMOS the first technology of choice.
Arkesteijn, Vincent J.+2 more
core +15 more sources
Gap solitons on an integrated CMOS chip
Nonlinear propagation in periodic media has been studied for decades, yielding demonstrations of numerous phenomena including strong temporal compression and slow light generation.
Choi Ju Won+7 more
doaj +1 more source
A CMOS Vector-Sum Phase Shifter for 5G mm-Wave Application [PDF]
This paper presents a wideband CMOS vector-sum phase shifter (VSPS) targeting the n260 band of 5G communication. A differential quadrature generator is implemented using a Marchand balun and two 90° coupled-line couplers to improve robustness to process ...
Eunjung Kim+2 more
doaj +1 more source
Development of high-performances monolithic CMOS detectors for space applications [PDF]
This paper describes the development of a 750x750 pixels CMOS image sensor for star tracker applications. A first demonstrator of such a star tracker called SSM star tracker built around a 512x512 detector has been recently developed and proves the ...
+9 more
core +1 more source
Switched-Current Chaotic Neurons [PDF]
The Letter presents two nonlinear CMOS current-mode circuits that implement neuron soma equations for chaotic neural networks. They have been fabricated in a double-metal, single-poly 1.6µm CMOS technology.
Delgado Restituto, Manuel+1 more
core +1 more source
In this work, a highly linear Cascode CMOS LNA is presented. Linearity issues in RF receiver frontend are discussed, followed by an analysis of the specifications and requirements of a LNA through consideration of multi standard LNA. Device non linear characteristics cause linearity problems in the RF front end system.
Gaurav R. Agrawal, Leena A. Yelmule
openaire +2 more sources
Advanced, superscalar microprocessors (μP) are highly susceptible to wear-out failures because of their highly complex, densely packed circuit structure and extreme operational frequencies. Although many types of fault detection and mitigation strategies
Donald E. Owen+4 more
doaj +1 more source
Cryogenic Characterization of 180 nm CMOS Technology at 100 mK
Conventional CMOS technology operated at cryogenic conditions has recently attracted interest for its uses in low-noise electronics. We present one of the first characterizations of 180 nm CMOS technology at a temperature of 100 mK, extracting I/V ...
Gnani, Dario+5 more
core +1 more source
CMOS-3D smart imager architectures for feature detection [PDF]
This paper reports a multi-layered smart image sensor architecture for feature extraction based on detection of interest points. The architecture is conceived for 3-D integrated circuit technologies consisting of two layers (tiers) plus memory.
D. Cabello+6 more
core +1 more source