Results 21 to 30 of about 12,729 (243)
Genetic Synthesis of New Reversible/Quantum Ternary Comparator
Advances in Electrical and Computer Engineering, 2015 Methods of quantum/reversible logic synthesis are based on the use of the binary nature of quantum computing. However, multiple-valued logic is a promising choice for future quantum computer technology due to a number of advantages over binary circuits.
DEIBUK, V., BILOSHYTSKYI, A.
doaj +1 more source
Specific Design Features of Charge Sensitive Amplifiers on Arsenide-Gallium Master Slice
Доклады Белорусского государственного университета информатики и радиоэлектроники, 2022 For the production of integrated analog circuits with a small-scale integration, which are developed to operate at temperatures up to minus 200 ℃ and/or with absorbed dose of gamma radiation up to 5 Mrad, a gallium arsenide master slice has been created.
O. V. Dvornikov +3 more
doaj +1 more source
A Novel Standard-Cell-Based Implementation of the Digital OTA Suitable for Automatic Place and Route
Journal of Low Power Electronics and Applications, 2021 This paper presents a novel implementation of a digital-based Operational Transconductance Amplifier (OTA) which has been recently introduced in the technical literature as a fully digital alternative to the conventional differential pair to implement ...
Gaetano Palumbo, Giuseppe Scotti
doaj +1 more source
Noise Analysis for Comparator-Based Circuits [PDF]
IEEE Transactions on Circuits and Systems I: Regular Papers, 2009 Noise analysis for comparator-based circuits is presented. The goal is to gain insight into the different sources of noise in these circuits for design purposes. After the general analysis techniques are established, they are applied to different noise sources in the comparator-based switched-capacitor pipeline analog-to-digital converter (ADC).
Sepke, Todd +3 more
openaire +2 more sources
A 0.45pJ/conv-step 1.2Gs/s 6b full-Nyquist non-calibrated flash ADC in 45nm CMOS and its scaling behavior [PDF]
, 2009 A 6-bit 1.2 Gs/s non-calibrated flash ADC in a standard 45nm CMOS process, that achieves 0.45pJ/conv-step at full Nyquist bandwidth, is presented. Power efficient operation is achieved by a full optimization of amplifier blocks, and by innovations in the
Annema, Anne-Johan +5 more
core +3 more sources
An HTS Quasi-One junction SQUID-based periodic threshold comparator for a 4-bit superconductive flash A/D converter [PDF]
, 1995 An all high-Tc periodic threshold comparator for application in a 4-bit superconductive A/D converter has been realized and tested. The theoretical threshold curve of the comparator is calculated and compared to the measured results.
Gerritsma, Gerrit J. +4 more
core +2 more sources
A high-resolution burst-mode laser transmitter with fast and accurate level monitoring for 1.25 Gb/s upstream GPONs [PDF]
, 2005 A
Bauwelinck, Johan +6 more
core +2 more sources
FPGA-based Accelerators for Parallel Data Sort
Applied Computer Systems, 2014 The paper is dedicated to parallel data sort based on sorting networks. The proposed methods and circuits have the following characteristics: 1) using two-level parallel comparators in even-odd transition networks with feedback to a register keeping ...
Sklyarov Valery +2 more
doaj +1 more source
Memristor Based Multi-State Shift Register Architecture
Hittite Journal of Science and Engineering, 2019 Bio-inspiring circuit design attracts a great deal of attention among researchers in the field of electronics. Memristor has emerged not only because of their potential use in neuromorphic circuits but also because of their feasible fabrication using ...
Dincer Gokcen
doaj +1 more source
Micromachines, 2023 A low-power SAR ADC with capacitor-splitting energy-efficient switching scheme is proposed for wearable biosensor applications. Based on capacitor-splitting, additional reference voltage Vcm, and common-mode techniques, the proposed switching scheme ...
Yunfeng Hu +7 more
doaj +1 more source