Results 71 to 80 of about 41,111,468 (182)
This tutorial is provided by National Instruments and includes information on phase-locked loops. "A phase-locked loop (PLL) is a feedback control circuit that synchronizes the phase of a generated signal with that of a reference signal.& ...
core +1 more source
In this paper, based on an analysis of operating principle of digital/time converter (DTC) employed in fractional-N digital Bang-Bang phase-locked-loops, the authors derive an estimation of frequency of fractional spur appearing in the phase noise power ...
Minh, V. T. (Võ) +3 more
core
Quantum Optical Temporal Phase Estimation by Homodyne Phase-Locked Loops
Using classical estimation techniques, we design homodyne phase-locked loops for optical temporal phase and instantaneous frequency measurements at the quantum ...
Tsang, Mankei +5 more
core +1 more source
Phase locked loops: design, simulation, and applications
The Definitive Introduction to Phase-Locked Loops, Complete with Software for Designing Wireless Circuits! The Sixth Edition of Roland Best's classic Phase-Locked Loops has been updated to equip you with today's definitive introduction to PLL design ...
Best, Roland E
core
A Non-SOGI Single-Phase Frequency-Locked Loop Based on Synchronous Frequency Tracking Filter with Enhanced Immunity to Sensor-Induced DC Offsets. [PDF]
Sevilmiş F.
europepmc +1 more source
Description:This learning module is provided by Work-Ready Electronics and covers phase-locked loops. Work-Ready Electronics modules are intended to be used either independently or integrated with current electronics curricula in college programs.
core +1 more source
Concurrent excitation and detection in magnetic resonance using voltage-controlled oscillators. [PDF]
Zhao Z +10 more
europepmc +1 more source
PRINCIPLES OF PHASE-LOCKED LOOPS MATHEMATICAL MODELS CONSTRUCTION
The results of various embodiments study of the hardware and software phase-locked loops, suggesting possible variants of generalized mathematical models of the multi-systems as well as devices with a cyclic interrupt mode-locked are presented.
M. P. Batura +3 more
core
Adaptively enhanced phase locked loops
A method that enhances the performance of a phase locked loop is proposed. The method is based on integrating an adaptive frequency estimator into a standard phase locked loop.
Gokcek, S, Gokcek, C, Jeltema, JA
core
An Observer-Data-Path Decoupled Time-Domain ADC with Three-Stage Digital Background Calibration in 28 nm CMOS. [PDF]
Qin C, Liu B, Wang R, Li L, Zhang C.
europepmc +1 more source

