Results 11 to 20 of about 64,742 (346)
Design of Low–power 4-bit Flash ADC Using Multiplexer Based Encoder in 90nm CMOS Process [PDF]
International Journal of Electronics and Telecommunications, 2022 This work describes a 4-bit Flash ADC with low power consumption. The performance metrics of a Flash ADC depend on the kind of comparator and encoder used.
D. S. Shylu Sam +7 more
doaj +1 more source
e-Prime: Advances in Electrical Engineering, Electronics and Energy, 2023 The latched comparator is an essential element found in all analogue-to-digital converter (ADC) architectures. The present study aims to develop a latched comparator with the objective of mitigating kickback noise.
Pradeep Jinka, Ramashri Tirumala
doaj +1 more source
Design of a High-Speed and Low Power CMOS Comparator for A/D Converters [PDF]
Journal of Electrical and Computer Engineering Innovations, 2021 Background and Objectives: Comparators play a critical role in the analog to digital converters (ADCs) and digital to analog converters (DACs). So, different structures have been proposed to improve their performance.
F. Shakibaee, A. Bijari, S.H. Zahiri
doaj +1 more source
IET Circuits, Devices and Systems, 2022 In this paper, a latch‐based energy‐efficient dynamic comparator is presented in Carbon Nanotube Field Effect Transistor (CNTFET) technology. The proposed comparator consists of two main stages: pre‐amplifier and latch.
Hamid Mahmoodian +3 more
doaj +1 more source
Comparing dynamic causal models
NeuroImage, 2004 This article describes the use of Bayes factors for comparing dynamic causal models (DCMs). DCMs are used to make inferences about effective connectivity from functional magnetic resonance imaging (fMRI) data. These inferences, however, are contingent upon assumptions about model structure, that is, the connectivity pattern between the regions included
Penny, W D +3 more
openaire +4 more sources
Electronics Letters, 2021 Here, a 4‐level pulse amplitude modulation direct decision feedback equaliser (DFE) with a novel dynamic current‐mode‐logic comparator (DCMLC) is presented.
Dengjie Wang +5 more
doaj +1 more source
Dynamics of Chinese Comparative Advantage [PDF]
SSRN Electronic Journal, 2004 We analyze the dynamics of Chinese comparative advantage as measured by export shares and the Balassa index using 3-digit and 4-digit sectors for the period 1970 ¿ 1997. We use novel tools to identify periods of rapid structural change and the persistence of comparative advantage, such as Galtonian regressions, probability-probability (p-p) plots, and ...
Hinloopen, J., van Marrewijk, C.
openaire +4 more sources
Advances in Electrical and Electronic Engineering, 2019 Currently, dynamic comparator approach necessitates in high-speed and power efficient analog-to-digital converter applications due to its high latching speed and ultra-low power consumption. In this paper, a~novel dynamic comparator is proposed to reduce
Vikrant Varshney, Rajendra Kumar Nagaria
doaj +1 more source
NVU dynamics. II. Comparing to four other dynamics [PDF]
The Journal of Chemical Physics, 2011 In the companion paper [T. S. Ingebrigtsen, S. Toxvaerd, O. J. Heilmann, T. B. Schrøder, and J. C. Dyre, “NVU dynamics. I. Geodesic motion on the constant-potential-energy hypersurface,” J. Chem. Phys. (in press)] an algorithm was developed for tracing out a geodesic curve on the constant-potential-energy hypersurface. Here, simulations of NVU dynamics
Ingebrigtsen, Trond S. +3 more
openaire +3 more sources
Offset-compensated comparator with full-input range in 150nm FDSOI CMOS-3d technology [PDF]
, 2010 This paper addresses an offset-compensated comparator with full-input range in the 150nm FDSOI CMOS- 3D technology from MIT- Lincoln Laboratory. The comparator discussed here makes part of a vision system.
Brea Sánchez, Víctor Manuel +5 more
core +1 more source