Results 191 to 200 of about 509,267 (235)

Re‐Thinking Electronic Circuit Design Through Emerging Reconfigurable Field Effect Transistors

Advanced Science, EarlyView.
Graphical illustration of reconfigurable field effect transistor (RFET) operation modes, including n‐type, p‐type, and ambipolar transport, as well as their areas of application discussed in this review: digital circuit design, analog circuit design, post‐Shannon computing, and sensing. ABSTRACT Reconfigurable field‐effect transistors, short RFETs, are
Jens Trommer, Juan P. Martinez, Yuxuan He, Giulio Galderisi, Katrin Pingen, Eduardo Sergio Oliveros‐Mata, Lisa Tellis, Cigdem Cakirlar, Christoph Beyer, Brojogopal Sapui, Joachim Knoch, Klaus Hofmann, Sandro Carrara, Eugenio Cantatore, Max C. Lemme, Ian O'Connor, Akash Kumar, Andre Heinzig, Thomas Mikolajick, Walter M. Weber   +19 more
wiley   +1 more source

Analytical Prediction of Critical Transitions in Oscillator Networks With Non‐Local Links

Advanced Science, EarlyView.
An analytical framework reveals how global coupling, second‐harmonic strength, noise, and network structure govern oscillator‐based Ising dynamics. Spectral reduction predicts stability boundaries, while Fokker–Planck analysis captures one‐ to two‐cluster transitions and identifies conditions favoring low‐energy configurations.
Qiang Li, Chumin Sun, David Waxman, Renaud Lambiotte, Jie Sun, Peng Ji   +5 more
wiley   +1 more source

Some of the next articles are maybe not open access.

Related searches:

Logic Locking Induced Fault Attacks

2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2020
Logic locking has been presented in the past as a solution to avoid overproduction or product piracy. All solutions so far assume or rely on the protection of the correct locking key. This paper does not target the break of locking schemes but looks at another highly critical security risk which comes with modified locking keys: The enabling of fault ...
Michaela Brunner, Georg Sigl, Michael Gruber   +2 more
exaly   +3 more sources

Effects of the 2011 Mw 9.0 Tohoku-Oki Earthquake on the Locking Characteristics and Seismic Risk of the Yishu Fault Zone in China

Sustainability, 2023
To ascertain the 2011 Tohoku-Oki Mw 9.0 earthquake’s impact on the stability of the Yishu fault zone, this study inverts the fault locking degree and slip rate defect distribution of the Yishu fault zone using GPS horizontal velocity field data ...
Shengwen Yu, Haitao Yin, Cunpeng Du
exaly   +2 more sources

A Fault-Tolerant Resource Locking Protocol for Multiprocessor Real-Time Systems

Microelectronics Journal, 2023
Hamed Farbeh
exaly   +3 more sources

Lock Violation for Fault-tolerant Distributed Database System

2021 IEEE 37th International Conference on Data Engineering (ICDE), 2021
Modern distributed database systems scale horizontally by partitioning their data across a large number of nodes. Most such systems build their transactional layers on a replication layer, employing a consensus protocol to ensure data consistency to achieve fault tolerance.
Hua Guo 0004, Xuan Zhou 0001, Le Cai
openaire   +2 more sources

A distributed lock manager on fault tolerant MPP

Proceedings of the Twenty-Eighth Annual Hawaii International Conference on System Sciences, 2002
The Distributed Lock Manager (DLM) is the cornerstone of running the Oracle Parallel Server on a MPP Unix system. The DLM grants resource locks in NULL, READ, WRITE, and other levels. The DLM is typically implemented either with distributed message passing or in global memory, depending on the architecture.
Mark Aldred, Ilya Gertner, Stephen McKellar   +2 more
openaire   +2 more sources

Fault and Soft Error Tolerant Delay-Locked Loop

2020 IEEE 29th Asian Test Symposium (ATS), 2020
We present in this paper the first fault and soft error tolerant Delay-Locked Loop (DLL) design, useful for the clock synchronization in a chip incorporating heterogeneous functional dies. In this robust DLL design, we introduce a powerful timing correction scheme to remedy the timing shortfall in a naive Triple-Module Redundancy (TMR) architecture ...
Jun-Yu Yang, Shi-Yu Huang
openaire   +1 more source

Truly Stripping Functionality for Logic Locking: A Fault-Based Perspective

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020
Logic locking is a holistic solution to counter manufacturing threats, such as intellectual property (IP) piracy and overbuilding at the hardware level. However, years of research has exposed various flaws in locking, including a Boolean satisfiability (SAT)-based attack. Consequently, several SAT-resilient locking techniques, such as SARLock, Anti-SAT,
Abhrajit Sengupta, Mohammed Nabeel 0001, Nimisha Limaye, Mohammed Ashraf, Ozgur Sinanoglu   +4 more
openaire   +2 more sources

Zzyzx: Scalable fault tolerance through Byzantine locking

2010 IEEE/IFIP International Conference on Dependable Systems & Networks (DSN), 2010
Zzyzx is a Byzantine fault-tolerant replicated state machine protocol that outperforms prior approaches and provides near-linear throughput scaling. Using a new technique called Byzantine Locking, Zzyzx allows a client to extract state from an underlying replicated state machine and access it via a second protocol specialized for use by a single client.
James Hendricks, Shafeeq Sinnamohideen, Gregory R. Ganger, Michael K. Reiter   +3 more
openaire   +2 more sources