Results 171 to 180 of about 47,559 (229)

Speech-Controlled Reconfigurable Intelligent Metasurface for Real-Time Wireless Power Transfer and Communication. [PDF]

Research (Wash D C)
Dong L, Si L, Liu Y, Shen Q, Tang P, Wu G, Niu R, Wu Q, Zhu W.   +8 more
europepmc   +1 more source

Development of a Radioactive Sorting and Volume Reduction System for Radioactive Contaminated Sandy Soil Using Plastic Scintillator and NaI Detectors. [PDF]

Sensors (Basel)
Fan C, Liu Z, Yang J, Li R, Yang J.
europepmc   +1 more source

Conformal Radiation-Type Programmable Metasurface for Agile Millimeter-Wave Orbital Angular Momentum Generation. [PDF]

Research (Wash D C)
Cao A, Ni T, Chen Y, Wang L, Li Z, Bai X, Zhang F, Chen Z.   +7 more
europepmc   +1 more source

Study on a high precision alignment system with dual cameras. [PDF]

PLoS One
Liu CC, Fang CC, Liu CS.
europepmc   +1 more source

Dispositivi Field Programmable Gate Array (FPGA): confronto tra XILINX e ALTERA

, 1997
USLENGHI, MICHELA, D’Ovidio, Francesco
openaire   +1 more source

Rapid prototyping using field programmable gate array (FPGA) and field programmable interconnect devices (FPID)

, 1996
openaire   +1 more source

Some of the next articles are maybe not open access.

Related searches:

Clock Gating Implementation on commercial Field Programmable Gate Array (FPGA)

2018 4th International Conference on Electrical, Electronics and System Engineering (ICEESE), 2018
This paper discusses the application and implementation of clock gating technique to RISC32 (a customizable processor on Field Programmable Gate Array (FPGA)) for reduction of dynamic power consumption on clock tree. The FPGA used is Artix-7 (xc7a100tcsg324-1) from Xilinx with 28nm technology. The power consumption of clock tree is reduced by 24% after
Wai Kong Lee, Kai-Ming Mok
exaly   +2 more sources

Capacitor divider voltage monitoring by using Field-Programmable Gate Array (FPGA)

Proceedings of 14th International Power Electronics and Motion Control Conference EPE-PEMC 2010, 2010
Recent concepts of modular multilevel converters (M2LC) require voltage balancing of capacitors and an on-line voltage monitoring circuit connected to Field-Programmable Gate Array (FPGA) board is represented by this article. Recitation of paper includes a schematic of the circuit with characteristics of it and algorithm of program for FPGA board.
Ingars Steiks, Leonids Ribickis
exaly   +2 more sources

Field-Programmable-Gate-Array (FPGA)

2016
To be able to implement large-scale SOC designs, minimizing overall power dissipation is a critical. The primary objective of this chapter is to present the results of silicon nanowire technology in a widely utilized prototyping platform called Field-Programmable Gate Array (FPGA).
Ahmet Bindal, Sotoudeh Hamedi-Hagh
openaire   +1 more source