Results 41 to 50 of about 3,157,454 (357)
Formal Verification of Three-Valued Digital Waveforms
We investigate a formal verification problem (mathematically rigorous correctness checking) for digital waveforms used in practical development of digital microelectronic devices (digital circuits) at early design stages.
Nina Yu. Kutsak, Vladislav V. Podymov
doaj +1 more source
Formal verification of monad transformers [PDF]
We present techniques for reasoning about constructor classes that (like the monad class) fix polymorphic operations and assert polymorphic axioms. We do not require a logic with first-class type constructors, first-class polymorphism, or type quantification; instead, we rely on a domain-theoretic model of the type system in a universal domain to ...
openaire +4 more sources
Formal verification of a deadlock detection algorithm [PDF]
Deadlock detection is a challenging issue in the analysis and design of on-chip networks. We have designed an algorithm to detect deadlocks automatically in on-chip networks with wormhole switching.
Freek Verbeek, Julien Schmaltz
doaj +1 more source
Formal specification and verification [PDF]
Beyond his seminal contributions to the theory and the design of concurrent and distributed algorithms, Leslie Lamport has throughout his career worked on methods and formalisms for rigorously establishing the correctness of algorithms.
openaire +3 more sources
Verifications of a formal technique for viscoelastodynamics [PDF]
Presented in this paper are justifications for the formal Karal-Keller technique as it applies to propagation, reflection, and transmission of one-dimensional impact waves in nonhomogeneous viscoelastic solids.
T. Bryant Moodie, D. W. Barclay
openaire +2 more sources
Formal Verification of Code Conversion: A Comprehensive Survey
Code conversion, encompassing translation, optimization, and generation, is becoming increasingly critical in information systems and the software industry.
Amira T. Mahmoud+7 more
doaj +1 more source
Simulator Semantics for System Level Formal Verification [PDF]
Many simulation based Bounded Model Checking approaches to System Level Formal Verification (SLFV) have been devised. Typically such approaches exploit the capability of simulators to save computation time by saving and restoring the state of the system ...
Toni Mancini+4 more
doaj +1 more source
Disruption of SETD3‐mediated histidine‐73 methylation by the BWCFF‐associated β‐actin G74S mutation
The β‐actin G74S mutation causes altered interaction of actin with SETD3, reducing histidine‐73 methylation efficiency and forming two distinct actin variants. The variable ratio of these variants across cell types and developmental stages contributes to tissue‐specific phenotypical changes. This imbalance may impair actin dynamics and mechanosensitive
Anja Marquardt+8 more
wiley +1 more source
Formal Verification of Real-Time System Requirements [PDF]
The methodology of system requirements verification presented in this paper is a proposition of a practical procedure for reducing some negatives of the specification of requirements.
Marcin Szpyrka
doaj
Integrating UML With Service Refinement for Requirements Modeling and Analysis
The Unified Modeling Language (UML) is the de facto standard for requirements modeling and analysis in the software industry. However, it lacks the ability of formal analysis and verification.
Yilong Yang+3 more
doaj +1 more source