Results 71 to 79 of about 214 (79)
Some of the next articles are maybe not open access.
HGTD DC/DC converter in low temperature and magnetic field operation
Nuclear and Particle Physics ProceedingsAbstract The BPOL12V is a DC/DC converter designed to supply power to the High Granularity Timing Detector (HGTD) as part of the ATLAS Phase II upgrade project. The HGTD operates in an environment characterized by low temperatures and a magnetic field.
M Zhai
exaly +5 more sources
2018 IEEE Nuclear Science Symposium and Medical Imaging Conference Proceedings (NSS/MIC), 2018
THE high-luminosity phase of CERN’s Large Hadron Collider (HL-LHC) is foreseen to start in 2026 [1] . The expected increase of the pile-up due to the 200 interactions per bunch crossing will have a severe impact on the physics. A High Granularity Timing Detector (HGTD) is proposed in front of the Liquid Argon End-Cap calorimeters for pile-up mitigation
B Markovic +2 more
exaly +2 more sources
THE high-luminosity phase of CERN’s Large Hadron Collider (HL-LHC) is foreseen to start in 2026 [1] . The expected increase of the pile-up due to the 200 interactions per bunch crossing will have a severe impact on the physics. A High Granularity Timing Detector (HGTD) is proposed in front of the Liquid Argon End-Cap calorimeters for pile-up mitigation
B Markovic +2 more
exaly +2 more sources
Performance of ALTIROC2 readout ASIC with LGADs for ATLAS HGTD picosecond MIP timing detector
Journal of Instrumentation, 2023Abstract ALTIROC2 is a 225-channel ASIC designed in CMOS 130 nm to read out a 15 × 15 matrix of 1.3 mm × 1.3 mm Low Gain Avalanche Diodes (LGAD) for the ATLAS HGTD (High Granularity Timing Detector). The targeted combined time resolution of the sensor and its readout electronics range from 35 ps/hit (initial) to 65 ps/hit (end of ...
exaly +2 more sources
SET sensitivity of a VCRO-based PLL for HL-LHC ATLAS HGTD
Journal of InstrumentationAbstract We report the characterization of the Single Effect Transient (SET) sensitivity of an analogue Phase Locked Loop (PLL) based on a Voltage Controlled Ring Oscillator (VCRO) under a proton beam. The clock generator is embedded in a front-end ASIC, namely ALTIROC designed in CMOS 130 nm, reading out Low-Gain Avalanche Diode (LGAD ...
Christophe De La Taille +6 more
exaly +2 more sources
Demonstration system of the HGTD peripheral electronics boards for ATLAS phase II upgrade
Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, 2023L Han
exaly +2 more sources
Hybridization and assembly of LGAD devices for the HGTD ATLAS upgrade
Proceedings of Corfu Summer Institute 2023 "School and Workshops on Elementary Particle Physics and Gravity" — PoS(CORFU2023)exaly +2 more sources
mHGTD-P mediates hypoxic neuronal cell death via the release of apoptosis-inducing factor
Neuroscience Letters, 2007Young-Eun Cho, Yong Jun Kim, Su-Mi Kim
exaly
Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment
K Ma
exaly
K Ma
exaly

