Results 31 to 40 of about 3,427 (183)
A Block SPP Algorithm for Multidimensional Tridiagonal Equations with Optimal Message Vector Length
A parallel strategy for solving multidimensional tridiagonal equations is investigated in this paper. We present in detail an improved version of single parallel partition (SPP) algorithm in conjunction with message vectorization, which aggregates ...
Hong Guo, Zhao-Hua Yin, Li Yuan
doaj +1 more source
Wafer‐Scale 3D Integration for High‐Density Multi‐Valued Neuromorphic Logic
Wafer‐scale 3D vertically integrated multi‐valued logic (MVL) circuits are realized by monolithically integrating a Te/IGZO heterojunction FET with an engineered Te pull‐up FET. Heterointerface‐mediated transport and optimized current matching enable stable ternary operation, while vertical stacking reduces circuit footprint and interconnect complexity,
Chang‐Hyeon Kim +5 more
wiley +1 more source
A survey on canonical correlation analysis based multi-view learning
Multi-view learning (MVL) is a strategy for fusing data from different sources or subsets.Canonical correlation analysis (CCA) is very important in MVL, whose main idea is to maximize the correlation of different views.The traditional CCA can only ...
Chenfeng GUO, Dongrui WU
doaj
Effects of Variable Valve Lift on In-Cylinder Air Motion
An investigation into in-cylinder swirl and tumble flow characteristics with reduced maximum valve lifts (MVL) is presented. The experimental work was conducted in the modified four-valve optical spark-ignition (SI) test engine with three different MVL ...
Tianyou Wang +4 more
doaj +1 more source
Reconfigurable Ternary Logic‐In‐Memory With Organic Antiambipolar Transistor
We develop a ternary logic‐in‐memory with an organic antiambipolar transistor combining a ternary inverter and ternary nonvolatile memory in the same circuit. The memory function of the circuit enables electrical reconfiguration to obtain standard, negative, and positive ternary inverters in the same device.
Ryoma Hayakawa +4 more
wiley +1 more source
Multiple-valued logic design based on the multiple-peak BiCMOS-NDR circuits
Three different multiple-valued logic (MVL) designs using the multiple-peak negative-differential-resistance (NDR) circuits are investigated. The basic NDR element, which is made of several Si-based metal-oxide-semiconductor field-effect-transistor (MOS)
Kwang-Jow Gan +4 more
doaj +1 more source
Abstract Embedding intersectional equity, diversity, and inclusion (EDI) in anatomy education is essential to reflect the growing diversity of student populations, support all learners, and prepare graduates for a more inclusive, socially responsive global workforce.
Michelle Welsh, Ourania Varsou
wiley +1 more source
Neural Representation of Pigeon MVL Nucleus in Video-to-Real-World Recognition [PDF]
This study designed a goal-directed training system to conduct video learning and object transfer tests on pigeons. The behavioral experiments consisted of three phases: pigeon screening and adaptation, video learning, and object transfer testing ...
LI Xiaoyuan +4 more
doaj +1 more source
ABSTRACT Background There are limited data evaluating the association between operator−patient sex, and outcomes in patients undergoing percutaneous coronary intervention (PCI). Methods We included 138,112 consecutive PCI procedures in patients presenting with acute coronary syndrome (ACS) in England and Wales, 2017−2020.
Sharon A. Ayayo +6 more
wiley +1 more source
Multiple-valued logics (MVL) have abundant operation functions which can be used for encryption. A reconfigurable MVL operator can perform all MVL functions with a universal circuit structure at fast operation speed, based on which a one-time-pad ...
Xinyu Zhou +5 more
doaj +1 more source

