Results 141 to 150 of about 3,365 (182)

From a fuzzy flip-flop to a MVL flip-flop

Proceedings 1999 29th IEEE International Symposium on Multiple-Valued Logic (Cat. No.99CB36329), 2003
The paper presents a circuit description of a MVL flip-flop which is implemented in MOS technology. The circuit has its origins in a bipolar implementation of a fuzzy flip-flop. The proposed circuit not only simplifies the original bipolar design but it offers considerable potential for a VLSI implementation.
Liam P. Maguire, T. Martin McGinnity, L. J. McDaid   +2 more
openaire   +1 more source

Spectral transforms of mixed-radix MVL functions

33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings., 2004
Mixed-radix "Multiple Valued Logic" (MVL) functions are assumed to be finite and discrete-valued and depend on a finite-valued variable support set {x/sub i/,...,x/sub j/} such that x/sub i/ is q/sub i/-valued and x/sub j/ is q/sub j/-valued with q/sub i/ /spl ne/ q/sub j/.
openaire   +1 more source

Layered MVL neural networks capable of recognizing translated characters

[1992] Proceedings The Twenty-Second International Symposium on Multiple-Valued Logic, 2003
The multivalued logic (MVL) neurons constituting the layered MVL neural network use MVL operations to produce analog responses to be fed to the respective quantizers. A four-layered MVL neural network model capable of recognizing translated characters is presented.
Tatsuki Watanabe, Masayuki Matsumoto
openaire   +1 more source

On the synthesis of MVL functions using input and output phase assignments

Proceedings 1997 27th International Symposium on Multiple- Valued Logic, 2002
In this paper, a number of decomposition based mapping techniques are proposed. In these techniques, the synthesis problem is formulated as a mapping from an input matrix to an output matrix. The minimization is obtained by constructing a matching-count matrix.
Mostafa I. H. Abd-El-Barr, Muhammad Nayyar Hasan, G. A. Hamid   +2 more
openaire   +1 more source

On the synthesis of MVL functions for current-mode CMOS circuits implementation

[1992] Proceedings The Twenty-Second International Symposium on Multiple-Valued Logic, 2003
Four-valued, one-variable multivalued logic (MVL) functions are synthesized using current-mode CMOS logic (CMCL) circuits. Use is made of the fact that in CMCL, addition of logic values (represented using discrete current values) can be performed at no cost and that negative logic values are readily available by reversing the direction of current flow.
Mostafa I. H. Abd-El-Barr, M. I. Mahroos
openaire   +1 more source

Analytical Review of Noise Margin in MVL: Clarification of a Deceptive Matter

Circuits, Systems, and Signal Processing, 2019
Multiple-valued logic (MVL) can lead to fewer interconnections inside and outside a chip. It can also increase computational performance. Despite these intrinsic advantages, MVL circuits are more prone to noise than the binary counterparts. Since the voltage range is divided into some narrow zones, it is essential to consider noise margins carefully ...
Mehdi Takbiri, Reza Faghih Mirzaee, Keivan Navi   +2 more
openaire   +1 more source

Evaluation of Toggle Coverage for MVL Circuits Specified in the SystemVerilog HDL

37th International Symposium on Multiple-Valued Logic (ISMVL'07), 2007
Designing modern circuits comprised of millions of gates is a very challenging task. Therefore new directions are investigated for efficient modeling and verification of such systems. Recently, a new language, SystemVerilog, was introduced and became an IEEE standard.
Mahsan Amoui, Daniel Große, Mitchell A. Thornton, Rolf Drechsler   +3 more
openaire   +1 more source

A new structure for CMOS realization of MVL functions

International Journal of Electronics, 1993
A new structure is proposed for the realization of multiple-valued logic (MVL) functions. Multiple-valued logic levels are represented in terms of current values, which represent the inputs and the outputs of the MVL circuits. Binary voltage signals are generated inside the structure by using a circuit element called threshold.
A. K. JAIN, M. H. ABD-EL-BARR, R. J. BOLTON   +2 more
openaire   +1 more source

MVL‐PUFs: multiple‐valued logic physical unclonable functions

International Journal of Circuit Theory and Applications, 2016
SummaryPhysical unclonable functions (PUFs) are promising hardware security primitives suitable for protecting resource‐constrained devices. In this paper, we propose to use multiple‐valued logic (MVL) for implementing hardware‐efficient PUF integrated circuits.
Sha Tao, Elena Dubrova
openaire   +1 more source

Heuristic Minimization of MVL Functions: A Direct Cover Approach

IEEE Transactions on Computers, 1986
A heuristic method to obtain near-minimal covers of p-valued switching functions is introduced. First, we describe transform tools useful in the processing of MVL functions. They are: p-adic shifting, weighting, and implicant detecting transformations. Based on these tools, a direct cover algorithm is presented that uses local information for heuristic
openaire   +1 more source