Results 111 to 120 of about 6,647 (159)
Some of the next articles are maybe not open access.

A simple analog interface for capacitive sensor with offset and parasitic capacitance

2015 Annual IEEE India Conference (INDICON), 2015
In this paper, a simple but efficient analog interface circuit for floating capacitive sensor is presented. In most of the capacitive sensor, the offset and parasitic components are associated with the sensor and varies with the measurand. In these sensors, the change in the sensor capacitance due to measurand can be very small but having a relatively ...
Shahid Malik   +5 more
openaire   +1 more source

Parasitic Capacitances on Planar Coil

Journal of Electromagnetic Waves and Applications, 2009
In this paper, a formalism to calculate parasitic capacitances on planar coils is proposed. This analysis is based on experimental results through RL circuits where the inductors are coils built in...
openaire   +1 more source

Parasitic Capacitances in Double Gate MOSFET

2010 International Conference on Recent Trends in Information, Telecommunication and Computing, 2010
Parasitic components of a MOSFET are mainly responsible for the intrinsic delay of logic gates, and they can be modelled with fairly high accuracy for gate delay estimation. The extraction of transistor parasitic from physical structure (mask layout) is also fairly straight forward.
Viranjay M. Srivastava   +3 more
openaire   +1 more source

Parasitic capacitance effects of planar resistors

IEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1989
The intrinsic capacitance of a planar resistor in a hybrid circuit is discussed. Basic theory is outlined to model the self-capacitance effect of resistive layers. A perturbation method is derived where the zeroth order accounts for the pure resistive effects and the first-order perturbation deals with the capacitive effects.
S.N. Demurie, G. De Mey
openaire   +1 more source

Efficient extraction of metal parasitic capacitances

Proceedings International Conference on Microelectronic Test Structures, 2002
Accurate extraction of parasitic capacitances associated with fine pitch metallisation layers is essential in the design of ULSI ICs. This paper reports on investigation of the impact of test structure design on extracted values for inter-layer and intra-layer capacitances; the influence of topography is also reviewed.
G.J. Gaston, I.G. Daniels
openaire   +1 more source

FCAP2: Parasitic Capacitance/Resistance Simulator

1986
To simulate the parasitic capacitance/resistance, it is necessary to solve the Poisson (or Laplace) equation in at least two dimensions with arbitrary input geometry.
Kit Man Cham   +3 more
openaire   +1 more source

Parasitic Capacitance-Free Flexible Tactile Sensor with a Real-Contact Trigger

Soft Robotics, 2022
Hyungpil Moon   +2 more
exaly  

Rethinking Basic Assumptions for Modeling Parasitic Capacitance in Inductors

IEEE Transactions on Power Electronics, 2022
Zhan Shen   +2 more
exaly  

Home - About - Disclaimer - Privacy