Results 201 to 210 of about 60,987 (263)

VLSI Implementations of a Reduced Instruction Set Computer [PDF]

, 1981
A general trend in computers today is to increase the complexity of architectures commensurate with the increasing potential of implementation technologies. Consequences of this complexity are increased design time, more design errors, inconsistent implementations, and the delay of single chip implementation[7].
Korbin S. Van Dyke, Zvi Peshkess, Manolis Katevenis, Robert W. Sherburne, Carlo H. Séquin, James B. Peek, David A. Patterson, Howard A. Landman, John K. Foderaro, Daniel T. Fitzpatrick   +9 more
openaire   +1 more source

Some of the next articles are maybe not open access.

Related searches:

Reduced Instruction Set Computers Then and Now

Computer, 2017
A widely cited Computer article published in 1982 described the reduced instruction set computer (RISC) as an alternative to the general trend at the time toward increasingly complex instruction sets. A RISC executes most instructions in a single short cycle.
openaire   +2 more sources

Reduced instruction set computer architecture

Proceedings of the IEEE, 1988
A tutorial on the reduced instruction set computer (RISC) approach is presented and the key design issues involved in RISC architecture are highlighted. The results of a number of studies on the instruction execution characteristics of compiled high-level-language programs are examined first.
openaire   +2 more sources

RISC I [PDF]

25 years of the international symposia on Computer architecture (selected papers), 1998
The Reduced Instruction Set Computer (RISC) Project investigates an alternative to the general trend toward computers with increasingly complex instruction sets: With a proper set of instructions and a corresponding architectural design, a machine with a high effective throughput can be achieved.
David A. Patterson, Carlo H. Séquin
openaire   +1 more source

Reduced instruction set computers

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, 1986
The infulential computer architects believe that conventional microprocessor architectures have reached a performance limit and represent a dead end in processor evolution. A new approach, the Reduced Instruction Set Computer (RISC) has emerged from research laboratories and is poised to enter the marketplace.
openaire   +2 more sources

High Performance Instruction-Data Level Parallelism Based Instruction Set Architecture in RISC-V

Conference Information and Communication Technology
Computer Architecture primarily revolves around functionality, organization, and efficient implementation of the desired architecture. Efficient implementation is the key principle of computer design as it enhances the performance of the processor.
G. J. Israel, Mohamed Asan Basiri M
semanticscholar   +1 more source

Hardware Accelerator for Deep Neural Networks on Edge Devices Based on RISC-V Open Standard Instruction Set Architecture

IEEE Region 10 Conference
Recent advances in transformer neural network architecture are constrained by their substantial computational demands, which pose significant challenges in edge computing environments. In these limited network connectivity settings, local data processing
Yen Ting Ng, A. Tumian, E. Ho
semanticscholar   +1 more source

MeMCISA: Memristor-Enabled Memory-Centric Instruction-Set Architecture for Database Workloads

Micro
The exponential growth of data exerts great pressure on hardware design for database systems. Memory-centric computing (MCC) architecture, which enable compute capabilities near or inside memory storage, demonstrate great potential in enhancing the ...
Yihang Zhu, Lei Cai, Lianfeng Yu, Anjunyi Fan, Longhao Yan, Zhaokun Jing, Bonan Yan, Pek Jun Tiw, Yuqi Li, Yaoyu Tao, Yuch-Chi Yang   +10 more
semanticscholar   +1 more source

Architecture tradeoffs in in reduced instruction set computers: a case study

IEEE Pacific Rim Conference on Communications, Computers, and Signal Processing. Proceedings, 2002
A major problem facing computer architects is the development of methods and techniques that measure and predict the performance of their architectures. This problem arises also in designing reduced instruction set computers (RISCs). The paper studies the effect of machine instruction set on performance of a subset of RISC architectures. In particular,
H. El-Gebaly, Mostafa Abd-El-Barr, C. McCrosky   +2 more
openaire   +2 more sources

A perspective on the 801/Reduced Instruction Set Computer

IBM Systems Journal, 1987
From the earliest days of computers until the early 1970s, the trend in computer architecture was toward increasing complexity. This complexity revealed itself through the introduction of new instructions that matched the application areas. Microcode was an implementation technique that greatly facilitated this trend; thus, most computers were ...
openaire   +1 more source