Results 221 to 230 of about 179,330 (266)

RISC-(reduced instruction set computers)

IEEE Potentials, 1991
The RISC approach to computer design is described. The use of pipelining, a characteristic feature of RISC computers, is discussed. The simple instruction encoding, memory instructions, and optimizing compilers are examined. Implementation, performance, potential disadvantages, and future trends are considered. >
openaire   +1 more source

The research and development of reduced instruction set computer

2011 IEEE 3rd International Conference on Communication Software and Networks, 2011
This paper proposed a unified model of computer architecture, data flow-based calculation and structure that flow calculation based on the architecture of a unified calculation of instruction stream-based architecture up CISC and RISC system system that based on the Von Neumann architecture • modern computer system problems and research priorities, and
Ya Liu, Yanling Zhou, Xianping Zheng, Wangping Xiong   +3 more
openaire   +1 more source

CRISC Configurable Reduced Instruction Set Computer or Complex Reconfigurable Instruction Set Computer

Microprocessing and Microprogramming, 1988
Abstract For the design of a multiple purpose high performance multiprocessor, it is necessary to combine firmware and software research into a single project. This paper describes the options taken in the multicomputer project at the department INFO of the University of Brussels (VUB).
openaire   +1 more source

A residue number system reduced instruction set computer (RISC) concept

International Conference on Acoustics, Speech, and Signal Processing, 2003
A reduced-instruction-set RNS (residue number system) processor is proposed for digital signal processing algorithms. Issues leading toward a RNS RISC are examined, namely suitable RNS algorithms. It is argued that this is a reasonable next step in RNS research.
M.F. Griffin, F.J. Taylor
openaire   +1 more source

Reduced Instruction Set Computers

1996
Two of the best known families of microprocessor are those based on the Motorola 68000 and Intel 8086 architectures, the 680×0 family gaining popularity through its association with the Apple Macintosh and the 80×86 family through association with the original IBM PC.
openaire   +1 more source

Real time, nonintrusive instrumentation of reduced instruction set computer (RISC) microprocessors

Proceedings of the IEEE 1992 National Aerospace and Electronics Conference@m_NAECON 1992, 2003
It is noted that real-time, nonintrusive instrumentation (RTNI) of high-performance RISC (reduced-instruction-set computer) microprocessors will be very difficult without some on-chip circuitry to support the event detection and data acquisition logic used to distinguish instruction execution flow and data generation and usage.
W.J. Cannon, M.T. Michael, D.D. Beeson
openaire   +1 more source

Architecture tradeoffs in in reduced instruction set computers: a case study

IEEE Pacific Rim Conference on Communications, Computers, and Signal Processing. Proceedings, 2002
A major problem facing computer architects is the development of methods and techniques that measure and predict the performance of their architectures. This problem arises also in designing reduced instruction set computers (RISCs). The paper studies the effect of machine instruction set on performance of a subset of RISC architectures. In particular,
H. ElGebaly, M. Abd-El-Barr, C. McCrosky
openaire   +1 more source

VLSI Implementations of a Reduced Instruction Set Computer

1981
A general trend in computers today is to increase the complexity of architectures commensurate with the increasing potential of implementation technologies. Consequences of this complexity are increased design time, more design errors, inconsistent implementations, and the delay of single chip implementation[7].
Daniel T. Fitzpatrick, Manolis G. H. Katevenis, David A. Patterson, Zvi Peshkess, Robert W. Sherburne, John K. Foderaro, Howard A. Landman, James B. Peek, Carlo H. Séquin, Korbin S. Van Dyke   +9 more
openaire   +1 more source

Multiple register sets for VLSI reduced instruction set computers : a performance analysis

2022
This thesis was scanned from the print manuscript for digital preservation and is copyright the author. Researchers can access this thesis by asking their local university, institution or public library to make a request on their behalf. Monash staff and postgraduate students can use the link in the References field.
openaire   +1 more source

A perspective on the 801/Reduced Instruction Set Computer

IBM Systems Journal, 1987
From the earliest days of computers until the early 1970s, the trend in computer architecture was toward increasing complexity. This complexity revealed itself through the introduction of new instructions that matched the application areas. Microcode was an implementation technique that greatly facilitated this trend; thus, most computers were ...
openaire   +1 more source