Results 211 to 220 of about 179,330 (266)

Reduced Instruction Set Computers Then and Now

Computer, 2017
A widely cited Computer article published in 1982 described the reduced instruction set computer (RISC) as an alternative to the general trend at the time toward increasingly complex instruction sets. A RISC executes most instructions in a single short cycle.
openaire   +3 more sources

Hewlett-Packard precision architecture: A practical example of reduced instruction set computing

The Physics Teacher, 1987
James T. Hunt
openalex   +2 more sources

RISCing (reduced instruction set computing) the future on hardware.

Healthcare informatics : the business magazine for information and communication systems, 1994
R Cascio
openalex   +2 more sources

RISQ - Reduced Instruction Set Quantum Computing

, 2000
Klaus Mølmer, Anders Søndberg Sørensen   +1 more
openalex   +2 more sources

Reduced Instruction Set Computer Design on FPGA

2021 IEEE 1st International Maghreb Meeting of the Conference on Sciences and Techniques of Automatic Control and Computer Engineering MI-STA, 2021
The main purpose of this paper is to design, verify and implement 16_bit RISC (Reduced Instruction Set Computer) processor that can be used for many embedded applications. The basic modules of this processor are programmed and simulated using Verilog HDL (Hardware Description Language), and implemented on Cyclone IV FPGA (Field Programmable Gate Arrays)
Mohamed M. Eljhani, Veton Z. Kepuska
openaire   +1 more source

URISC: The Ultimate Reduced Instruction Set Computer

International Journal of Electrical Engineering & Education, 1988
URISC is a single-instruction universal computer which appears to be ideal for introducing basic computer organization concepts to novice students. In this paper, the specifications of URISC are given and complete implementations of its control unit are presented.
Farhad Mavaddat, Behrooz Parhami
openaire   +1 more source

Reduced Instruction Set Computer

1992
Seit der Entwicklung der ersten digitalen Rechner wuchs der Umfang und die Komplexitat der Befehlssatze stetig an. So hatte 1948 der MARK I nur sieben Maschinenbefehle geringer Komplexitat wie z.B. Additions- und Sprungbefehle. Nachfolgende Prozessorarchitekturen versuchten, die semantische Lucke (semantic Gap) zwischen hoheren, problemorientierten ...
Wolfram Schiffmann, Robert Schmitz
openaire   +1 more source

Reduced Instruction Set Computers Versus Complex Instruction Set Computers for Gasket Finite Element Analysis

SAE Technical Paper Series, 1992
<div class="htmlview paragraph">The intent of this paper will be to address the level of performance and cost of the various complex instruction set computers (CISC-80X86) versus the reduced instruction set computers (RISC). The original concept of reduced instruction set computers will be explained.
Harry Willis, Annette Stasiak
openaire   +1 more source

The case for the reduced instruction set computer

ACM SIGARCH Computer Architecture News, 1980
One of the primary goals of computer architects is to design computers that are more costeffective than their predecessors. Cost-effectiveness includes the cost of hardware to manufacture the machine, the cost of programming, and costs incurred related to the architecture in debugging both the initial hardware and subsequent programs.
David A. Patterson, David R. Ditzel
openaire   +1 more source

Reduced instruction set computers

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, 1986
The infulential computer architects believe that conventional microprocessor architectures have reached a performance limit and represent a dead end in processor evolution. A new approach, the Reduced Instruction Set Computer (RISC) has emerged from research laboratories and is poised to enter the marketplace.
openaire   +1 more source