Results 211 to 220 of about 303,922 (266)
Some of the next articles are maybe not open access.
System on chip or system on package?
IEEE Design and Test of Computers, 1999The authors propose a new system design paradigm, the system on package, which uses electronic product reengineering to meet time-to-market and performance requirements. The system on package promises a higher return on investment than the system on chip.
V K Madisetti, R R Tummala
exaly +2 more sources
AMULET3i-an asynchronous system-on-chip
Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586), 2002AMULETSi is the third generation asynchronous ARM-compatible microprocessor subsystem developed at the University of Manchester. It is internally modular, being based around the MARBLE asynchronous on-chip bus, and is also extensible through the addition of conventional clocked synthesizable peripherals via an on-chip synchronous peripheral bus.
Jim D. Garside +12 more
openaire +2 more sources
A methodology for the verification of a "system on chip"
Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), 1999This paper summarizes the verification effort of a complex ASIC designated to be an "all in one" ISDN network router. This ASIC is unique because it actually consists of many independent components, called "cores" (including the processor). The integration of these components onto one chip results in an ISOC (Integrated System On a Chip).
Daniel Geist +9 more
openaire +1 more source
2010
In the previous chapters, we discussed various digital architectures that each present a different trade-off between flexibility and specialization. The trend was from specialized towards more general and more flexible. In this chapter, we complete the discussion with a generic architecture-specialization concept.
openaire +1 more source
In the previous chapters, we discussed various digital architectures that each present a different trade-off between flexibility and specialization. The trend was from specialized towards more general and more flexible. In this chapter, we complete the discussion with a generic architecture-specialization concept.
openaire +1 more source
2012
This chapter introduces the main concepts related to the implementation of embedded systems on FPGA devices. Many of these concepts will appear during the case studies that are exposed in the next chapter.
Jean-Pierre Deschamps +2 more
openaire +1 more source
This chapter introduces the main concepts related to the implementation of embedded systems on FPGA devices. Many of these concepts will appear during the case studies that are exposed in the next chapter.
Jean-Pierre Deschamps +2 more
openaire +1 more source
Challenges in System on Chip Verification
Seventh International Workshop on Microprocessor Test and Verification (MTV'06), 2006The challenges of System on a Chip (SoC) Verification is becoming increasingly complex as submicron process technology shrinks die size, enabling system architects to include more functionality in a single chip solution.. A functional defect refers to the feature sets, protocols or performance parameters not conforming to the specifications of the SoC.
Noah Bamford +6 more
openaire +1 more source
Microsensor Integration Into Systems-on-Chip
Proceedings of the IEEE, 2006Sensing systems-on-chip (SSoCs), combining micromachined sensing structures and microelectronic building blocks on a single chip, are reviewed. While single-chip pressure and inertial sensing systems have been commercially available for more than a decade, the recent expansion of SSoC into new application areas, ranging from chemical and biochemical ...
openaire +2 more sources
A diagnosis method for System-On-Chip
2009 Ph.D. Research in Microelectronics and Electronics, 2009This paper presents a diagnosis method targeting System-On-Chip (SoC). We first show the complexity and the issues related to the diagnosis of SoC. Then we propose a diagnosis approach based on fault simulation performed in two phases, (i) a fault localization phase and (ii) a fault model allocation phase. The fault localization phase peovides a set of
Benabboud, Youssef +2 more
openaire +2 more sources
2003
The increase in the number of logic gates (10 million to 20 million gates) that can be implemented on a single integrated chip allows for design of circuits with great functional complexity. A whole system previously integrated into a board is now being integrated into a single chip leading to System on Chip (SoC) design.
openaire +1 more source
The increase in the number of logic gates (10 million to 20 million gates) that can be implemented on a single integrated chip allows for design of circuits with great functional complexity. A whole system previously integrated into a board is now being integrated into a single chip leading to System on Chip (SoC) design.
openaire +1 more source
The future of multiprocessor systems-on-chips
Proceedings of the 41st annual Design Automation Conference, 2004This paper surveys the state-of-the-art and pending challenges in MPSoC design. Standards in communications, multimedia, networking, and other areas encourage the development of high-performance platforms that can support a range of implementations of the standard.
openaire +1 more source

