Results 141 to 150 of about 30,856 (159)
Some of the next articles are maybe not open access.

Parallel VHDL simulation

Proceedings Design, Automation and Test in Europe, 2002
In this paper we evaluate parallel VHDL simulation based on conservative parallel discrete event simulation (conservative PDES) algorithms. We focus on a conservative simulation algorithm based on critical and external distances. This algorithm exploits the interconnection structure within the simulation model to increase parallelism.
openaire   +2 more sources

VHDL and Modeling Issues

1992
The designer’s view of an electronic device varies according to the design phases and the intended use. Three views may be distinguished: specification, conception, and documentation.
Serge Maginot   +3 more
openaire   +2 more sources

Introduction to VHDL

2001
VHDL (VHSIC Hardware Description Language) is a language used to express complex digital systems concepts for documentation, simulation, verification and synthesis. The wide variety of design tools makes translation of designs described in VHDL into actual working systems in various target hardware technologies very fast and more reliable than in the ...
openaire   +2 more sources

VHDL (Part 2)

2016
In Chap. 5 VHDL was presented as a way to describe the behavior of concurrent systems. The modeling techniques presented were appropriate for combinational logic because these types of circuits have outputs dependent only on the current values of their inputs.
openaire   +2 more sources

Formal Semantics for VHDL

1995
From the Publisher: It is recognized that formal design and verification methods are an important requirement for the attainment of high quality system designs. The field has evolved enormously during the last few years, resulting in the fact that formal design and verification methods are nowadays supported by several commercially- and academically ...
Carlos Delgado Kloos, Peter T. Breuer
openaire   +2 more sources

A VHDL front end

1994
VHDL (the VHSIC Hardware Description Language) is an industry standard language used to describe hardware from the rather abstract behaviors to the very concrete circuits. This thesis is about the design and implementation of a VHDL front end. A brief introduction to VHDL is given with easy-to-understand examples.
openaire   +2 more sources

Structural VHDL

1992
Stanley Mazor, Patricia Langstraat
openaire   +1 more source

A Guide to VHDL

1992
Stanley Mazor, Patricia Langstraat
openaire   +1 more source

VHDL

2005
openaire   +1 more source

An Introduction to VHDL 2008 [PDF]

open access: possible2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID), 2016
Goutam Kumar Bhaumik   +2 more
openaire   +1 more source

Home - About - Disclaimer - Privacy