Results 121 to 130 of about 1,192 (166)

Inkube: an all-in-one solution for neuron culturing, electrophysiology, and fluidic exchange.

Lab Chip
Maurer B, Fassbind S, Ruff T, Duru J, Spacone G, Rodde T, Vörös J, Ihle SJ.   +7 more
europepmc   +1 more source

Some of the next articles are maybe not open access.

Related searches:

VHDL - The Language

IEEE Design & Test of Computers, 1986
The VHSIC hardware description language (or VHDL) provides a standard textual means of description for hardware components at abstraction levels ranging from the logic gate level to the digital system level. It provides precise syntax and semantics for these hardware components, enabling design transfer both within and among organizations. The language
Roger Lipsett, Erich Marschner, Moe Shahdad   +2 more
openaire   +1 more source

VHDL Motivation

IEEE Design & Test of Computers, 1986
The goals of the very high speed integrated circuit (or VHSIC) program are to reduce IC design time and effectively insert VHSIC technology into military systems. These goals, indicating the need for a standard means of communication to stream-line advanced digital design and documentation, motivated the development of a hardware description language ...
Allen Dewey, Anthony Gadient
openaire   +1 more source

VHDL-A: analog extension to VHDL

Proceedings Seventh Annual IEEE International ASIC Conference and Exhibit, 2002
VHDL is an IEEE standardized language for the description and simulation of digital circuits and systems. Originally developed in the early 1980s, VHDL has achieved great success in electronic design automation, and is emerging as an indispensable tool to deal with complex ASIC system design.
R. Shi, E. Christen, P. Liebmann, S. Krolikoski, W. Zhou   +4 more
openaire   +1 more source

VHDL Critique

IEEE Design & Test of Computers, 1986
The hardware and software communities have reviewed VHDL extensively throughout its conception and development. This follows the 1970s example set during development of the Ada programming language. Analysis of language, like one's preference in clothing, is subjective.
J. Daniel Nash, Larry F. Saunders
openaire   +1 more source

Synchronous designs in VHDL

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference, 2002
Previously, the authors (Proc. Euro. Design Automat. Conf., pp. 680-681, 1992) defined how the concept of synchronous design can be mapped to VHDL descriptions. Now, they present a set of rules, such that, if respected, the VHDL description is synchronous. They then extend the strict notion of synchronism to circuits that can be resynchronized assuming
Alain Debreil, Philippe Oddo
openaire   +1 more source

OO-VHDL. Object-oriented extensions to VHDL

Computer, 1995
Object-oriented extensions to hardware description languages let engineers model systems at a higher level of abstraction, thus helping them manage design complexity and maximize component reuse. OO-VHDL, the object-oriented extension of VHDL that we describe in this article, supports the VHDL computation model and the reactive computation model within
Sowmitri Swamy, Arthur Molin, Burt Covnot   +2 more
openaire   +1 more source

VHDL standards

IEEE Design & Test of Computers, 2001
Provides a brief overview of VHDL-related standards. The IEEE approved the original VHDL standard (IEEE Std 1076) in 1987, then revised and significantly enhanced it in 1993. In 2000, an interim edition added concurrency control features for shared variables. The new features, called protected types, are based on the idea of monitors seen in concurrent
openaire   +1 more source

VHDL/S — integrating statecharts, timing diagrams, and VHDL

Microprocessing and Microprogramming, 1993
Abstract VHDL/S, the language being developed and employed in the FORMAT project, integrates VHDL, temporal logic, and, as graphical formalisms, timing diagrams and state based specifications into a single framework for specification and verification of reactive behaviour, in particular on the system level.
Johannes Helbig, Rainer Schlör, Werner Damm, Gert Döhmen, Peter Kelb   +4 more
openaire   +1 more source

The VHDL validation suite

Conference proceedings on 27th ACM/IEEE design automation conference - DAC '90, 1990
A validation suite for the IEEE standard VHSIC Hardware Description Language (VHDL) is discussed along with its executive manager. Test points are generated from the VHDL LRM (language reference manual) syntax diagrams and sentences. Each test in the suite contains a test header which is specially formatted and keeps information such as test point ...
James Armstrong, Chang H. Cho, Sandeep Shah, Chakravarthy Kosaraju   +3 more
openaire   +1 more source