Results 131 to 140 of about 1,192 (166)

Virtual VHDL laboratory

1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196), 2002
This paper reports on a prototype, network-based virtual laboratory that allows geographically distributed users to share and run existing tools via a standard Web browser. The software infrastructure for the virtual laboratory is described and ongoing application of this infrastructure to digital systems design and education is discussed.
Tania Vassileva, Vassilliy Tchoumatchenko, Ilario Astinov, Ivan Furnadjiev   +3 more
openaire   +1 more source

Experiences with VHDL and FPGAs

Journal of Systems Architecture, 1996
Abstract In order to remain competitive,a company needs to reduce its product development time,and consequently the development time for prototyping has to be reduced as well.One way to decrease the development time of a product is to synthesize the design description automatically to FPGAs (Field Programmable Gate Arrays).This article describes the ...
Lennart Lindh, Johan Stärner, Joakim Adomat   +2 more
openaire   +1 more source

VHDL virtual prototyping

Proceedings Sixth IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype, 2002
Prototyping has been used to develop electronic systems for a long time. In this work a new prototyping approach, that we named VHDL Virtual Prototyping, is introduced. The new approach introduces VHDL models as the hardware part of the system prototype.
Serafín Olcoz, Luis Entrena, Luis Berrojo   +2 more
openaire   +1 more source

Information models of VHDL

Proceedings of the 32nd ACM/IEEE conference on Design automation conference - DAC '95, 1995
The paper discusses issues related to the application of information modelling to the field of Electronic CAD, using VHDL as the basis for discussion. It is shown that an information model of VHDL provides a coherent and uniform description of the VHDL objects at different levels of the language and of the transformations that interrelate these levels.
Cristian A. Giumale, Hilary J. Kahn
openaire   +1 more source

Synthesis from VHDL

Proceedings 1988 IEEE International Conference on Computer Design: VLSI, 2003
The VHDL Synthesis System (VSS) uses VHDL dataflow or behavioral descriptions as input and outputs a structural description of generic components. This structural description is converted into a schematic and captured by the microarchitecture and logic optimization system for technology mapping and constraint-driven optimization.
Joseph Lis, Daniel D. Gajski
openaire   +1 more source

A Polymodal Semantics for VHDL

1997
This paper presents a formal semantics for a subset of VHDL that includes the basic control constructs, delta and unit delay signal assignment, variable assignment, and all forms of wait statements. A polymodal logic with two temporal modalities is used as the underlying formalism, thus allowing for formalization of the flows of time as well as control
Subash Shankar, James R. Slagle
openaire   +1 more source

VHDL's Impact on Test

IEEE Design & Test of Computers, 1986
High-tech microcircuits command a modernized approach to design and test. This approach, born of harsh economic reality, mandates that effective test be inextricably tied to design. The test generation problem is enormous and requires automatic test program generators that in turn require computer-readable descriptions of the unit under test.
Al Lowenstein, Greg Winter
openaire   +1 more source

A flowgraph semantics of VHDL: Toward a VHDL verification workbench in HOL

Formal Methods in System Design, 1995
VHDL-based verification methods require a formalized semantics of this hardware description language. As it has been shown recently that flowgraphs are an excellent means for defining the semantics of VHDL, we also use them to formalize full VHDL. However, our approach differs in important aspects from previous works.
Ralf Reetz, Thomas Kropf
openaire   +1 more source

The state of VHDL in Russia

Proceedings of the 30th international on Design automation conference - DAC '93, 1993
This paper gives an overview of HDL's developed in Russia, from the early 1970s to publication of VHDL in the 1990s. It also chronicles the activities of the Soviet Union VHDL Interest Group (SUVHDLIG), formed in 1990, which consolidated 40 enterprises of the USSR, including universities.
openaire   +1 more source

VHDL - The Designer Environment

IEEE Design & Test of Computers, 1986
Part of the VHDL program is to define a support environment for the VHSIC hardware description language. This support environment is both an open-ended integration framework for what is expected to be a growing list of tools interfaced to VHDL, and a specific set of software which is being implemented in Phase B of the program.
openaire   +1 more source