Wafer-scale 2D MoSâ‚‚ transistors with sub-5 nm channel length and subthreshold performance beyond the silicon limit. [PDF]
Lin S +18 more
europepmc +1 more source
Design and performance analysis of a vertically stacked gate-all-around nanosheet FET with embedded nanocavity for biosensing applications. [PDF]
Prasanna RL +3 more
europepmc +1 more source
Review of In-Pixel Gain Amplifiers and Readout Circuits for Low-Light CMOS Image Sensors. [PDF]
Maghraby AM +3 more
europepmc +1 more source
Optimized NCFET-based approximate multiplier for energy-aware image applications. [PDF]
Srinivas MBR, Elango K.
europepmc +1 more source
VLSI implementation of a modified min-max median filter using an area and power competent tritonic sorter for image denoising. [PDF]
Christudhas C, Fathima A.
europepmc +1 more source
A novel observation of negative differential resistance in a standard CMOS transistor and its application to a compact frequency doubler. [PDF]
Kwak B +12 more
europepmc +1 more source
Synthesis and characterization of Ag doped CuO nanorods electrode for non-enzymatic glucose sensing. [PDF]
Shetty V, Patel R, Majumder T.
europepmc +1 more source
Related searches:
This article discusses the VLSI implications of high-speed coded orthogonal frequency-division multiplexing modulation. This is achieved by looking at practical examples of the computational blocks that constitute a COFDM modem and then examining examples of COFDM chips.
Neil Weste, David J. Skellern
openaire +2 more sources
Using conventional very large scale integration (VLSI) technology, a flexible and comprehensive neuromime circuit has been implemented in silicon for the purpose of modeling nerve networks from living organisms. Based on the "integrate-and-fire" model of neuronal threshold, the circuit was fabricated in two-micron CMOS with double-level metal.
Seth Wolpert, Evangelia Micheli-Tzanakou
openaire +2 more sources
The problem of sorting n elements using VLSI chips that can sort only q(q < n) elements at a time is considered. The proposed VLSI chip consists of a mesh of trees. Two classical algorithms, i.e., merge sort and bitonic sort, are modified to efficiently solve the external sorting problem using this chip.
BONUCCELLI, MAURIZIO ANGELO +2 more
openaire +2 more sources

