Data Rates Assessment on L2–L3 CPU Bus and Bus between CPU and RAM in Modern CPUs
Моделирование и анализ информационных систем, 2017 In this paper, a modern CPU architecture with several different cache levels is described, and current CPU performance limitations such as silicone physical limitations or frequency increase bounds are mentioned.
Maria S. Komar
doaj +1 more source
Mapping of Deep Neural Network Accelerators on Wireless Multistage Interconnection NoCs
Applied Sciences, 2023 In the last few decades, the concept of Wireless Network-on-chip (WiNoC) has emerged as a promising alternative for Multiprocessor Systems on Chip (MPSOC) to achieve reliable and scalable communication. Worth recalling in this regard is that our research
Yassine Aydi +3 more
doaj +1 more source
On the area and energy scalability of wireless network-on-chip: a model-based benchmarked design space exploration [PDF]
, 2014 Networks-on-Chip (NoCs) are emerging as the way to interconnect the processing cores and the memory within a chip multiprocessor. As recent years have seen a significant increase in the number of cores per chip, it is crucial to guarantee the ...
Abadal Cavallé, Sergi +5 more
core +2 more sources
Hardware-software implementation of the compression and transmission of seismic data [PDF]
E3S Web of Conferences, 2021 A real-time wireless network architecture for seismic data ac-quisition system based on multi-level radio network is proposed. The sin-gle-chip programmable transceiver Si446x that allows creating the first level of the network is considered.
Murtazina Leisan Sh. +3 more
doaj +1 more source
Architecting a Secure Wireless Network-on-Chip
2018 Twelfth IEEE/ACM International Symposium on Networks-on-Chip (NOCS), 2018 Peer ...
Lebiednik, Brian +3 more
openaire +2 more sources
OrthoNoC: a broadcast-oriented dual-plane wireless network-on-chip architecture [PDF]
, 2017 © 2017 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes,creating new ...
Abadal Cavallé, Sergi +3 more
core +2 more sources
Design of a Wideband Antenna for Wireless Network-On-Chip in Multimedia Applications
Journal of Low Power Electronics and Applications, 2017 To allow fast communication—at several Gb/s—of multimedia content among processors and memories in a multi-processor system-on-chip, a new approach is emerging in literature: Wireless Network-on-Chip (WiNoC).
Fernando Gutierrez
doaj +1 more source
Multi-Level Analysis of On-Chip Optical Wireless Links
Applied Sciences, 2019 Networks-on-chip are being regarded as a promising solution to meet the on-going requirement for higher and higher computation capacity. In view of future kilo-cores architectures, electrical wired connections are likely to become inefficient and ...
Franco Fuschini +9 more
doaj +1 more source
An Emergency Monitoring System for Power Cable Tunnels Based on Mobile Wireless Sensor Network
Zhongguo dianli, 2020 To meet the environmental monitoring requirements of power cable tunnels for emergency cases such as communication network being missed, broken-down, or attacked, a low-cost mobile wireless senor network monitoring system was developed based on WiFi and ...
Xinqian XU +6 more
doaj +1 more source
Experimental Clock Calibration\\on a Crystal-Free Mote-on-a-Chip [PDF]
, 2019 The elimination of the off-chip frequency reference, typically a crystal oscillator, would bring important benefits in terms of size, price and energy efficiency to IEEE802.15.4 compliant radios and systems-on-chip.
Burnett, David +8 more
core +2 more sources