Results 121 to 130 of about 952 (175)
Thermodynamic Limits of Fault-Tolerant Quantum Computing Beyond the Weak-Coupling, Quasistatic Regime. [PDF]
Guha Majumdar M.
europepmc +1 more source
Polarization-controlled chiral transport. [PDF]
Zhu H, Wang J, Alù A, Chen L.
europepmc +1 more source
An Improved GAS Algorithm. [PDF]
Wang Z, He Y, Luan T, Long Y.
europepmc +1 more source
Quantum computing applications in drug discovery. [PDF]
Li J, Wei L, Tong HHY, Zou Q.
europepmc +1 more source
Non-Thermal Food Processing Technologies and Polyphenols: LC-MS Evidence for Stability, Transformation, and Functionality. [PDF]
Li C, Xie C, Ghafoor K, Suleria HAR.
europepmc +1 more source
Some of the next articles are maybe not open access.
Related searches:
Related searches:
Low power adiabatic logic based on FinFETs
Science China Information Sciences, 2014With the aggressive scaling of device technology, the leakage power has become the main part of power consumption, which seriously reduces the energy recovery efficiency of adiabatic logic. In this paper, a novel low-power adiabatic logic based on FinFET devices has been proposed.
Xiaoxin Cui, Nan Liao, Kaisheng Ma
exaly +2 more sources
Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94, 1995
With adiabatic techniques for capacitor charging, theory suggests that it should be possible to build gates with arbitrarily small energy dissipation. In practice the complexity of adiabatic approaches has made them impractical. We describe a new CMOS logic family-Adiabatic Dynamic Logic (ADL)-that is the result of combining adiabatic theory with ...
Alex G. Dickinson, John S. Denker
openaire +4 more sources
With adiabatic techniques for capacitor charging, theory suggests that it should be possible to build gates with arbitrarily small energy dissipation. In practice the complexity of adiabatic approaches has made them impractical. We describe a new CMOS logic family-Adiabatic Dynamic Logic (ADL)-that is the result of combining adiabatic theory with ...
Alex G. Dickinson, John S. Denker
openaire +4 more sources
Clock Aligned Input Adiabatic Logic
Microelectronics Journal, 2021Abstract Adiabatic logic families employing four phase trapezoidal power clock, require T/4 phase shift between the input and clock and therefore require insertion of additional buffer for synchronization. This manuscript proposes Clock Aligned Input Adiabatic Logic (CAIAL) which eliminates the T/4 phase shift requirement between the clock and inputs,
Aditya S. Kumar +2 more
openaire +1 more source
2007 IEEE International Symposium on Circuits and Systems, 2007
Power clock generators (PCGs) are the prevalent overhead for the adiabatic systems and mutilate all the low-power advantage from the adiabatic logic part by consuming a large portion of the total power in the clock generation circuitry (Arsalan and Shams, 2005).
Muhammad Arsalan, Maitham Shams
openaire +1 more source
Power clock generators (PCGs) are the prevalent overhead for the adiabatic systems and mutilate all the low-power advantage from the adiabatic logic part by consuming a large portion of the total power in the clock generation circuitry (Arsalan and Shams, 2005).
Muhammad Arsalan, Maitham Shams
openaire +1 more source
Scaling trends in adiabatic logic
Proceedings of the 2nd conference on Computing frontiers, 2005Adiabatic circuits which are able to dissipate less energy than the fundamental limit of static CMOS are promising candidates for low-power circuits in the frequency range in which signals are digitally processed. This paper shows the main sources of the energy dissipation in adiabatic circuits.
Jürgen Fischer +2 more
openaire +1 more source

