Results 1 to 10 of about 428 (244)
Low Error Efficient Approximate Adders for FPGAs [PDF]
IEEE Access, 2021 In this paper, we propose a methodology for designing low error efficient approximate adders for FPGAs. The proposed methodology utilizes FPGA resources efficiently to reduce the error of approximate adders.
Waqar Ahmad +2 more
exaly +6 more sources
Approximate Full-Adders: A Comprehensive Analysis
IEEE AccessApproximate computing is a technique that sacrifices the accuracy of the result for an advantage in terms of power, area, and speed. It is useful for error-tolerant applications such as image and video processing. Many approximate arithmetic circuits can
Antonio G M Strollo +2 more
exaly +5 more sources
Design and Analysis of Low-Power and High Speed Approximate Adders Using CNFETs [PDF]
Sensors, 2021 Adders are constituted as the fundamental blocks of arithmetic circuits and are considered important for computation devices. Approximate computing has become a popular and developing area, promising to provide energy-efficient circuits with low power ...
Avireni Bhargav, Phat Huynh
doaj +2 more sources
DAEM: A Data- and Application-Aware Error Analysis Methodology for Approximate Adders
Information (Switzerland), 2023 Approximate adders are some of the fundamental arithmetic operators that are being employed in error-resilient applications, to achieve performance/energy/area gains.
Muhammad Abdullah Hanif, Rehan Hafiz
exaly +3 more sources
Design of Approximate Adder With Reconfigurable Accuracy
IEEE AccessArithmetic circuits such as adders are fundamental components in implementing image processing applications. Since these applications are error-tolerant, the adders can be approximated to improve their PDP (Power-Delay-Product) metric while maintaining ...
Aalelai Vendhan +2 more
doaj +2 more sources
Reducing T-count and T-depth in approximate quantum Fourier transform circuits [PDF]
Scientific ReportsThe quantum Fourier transform (QFT) is a fundamental component in various quantum algorithms, including Shor’s factoring algorithm and the Harrow-Hassidim-Lloyd (HHL) algorithm for solving systems of linear equations.
Byeongyong Park, Doyeol Ahn
doaj +2 more sources
Design of an energy efficient approximate BinDCT module in quantum cellular automata [PDF]
Scientific ReportsThe quantum cellular automata (QCA) paradigm offers an ultra-low-power approach for realizing nanocomputing circuits at the molecular level, offering high parallelism capabilities.
Mohsen Vahabi +3 more
doaj +2 more sources
IMAGIN: Library of IMPLY and MAGIC NOR-Based Approximate Adders for In-Memory Computing
IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, 2022 In-memory computing (IMC) has attracted significant interest in recent years as it aims to bridge the memory bottleneck in the Von Neumann architectures. IMC also improves the energy efficiency in these architectures.
Chandan Kumar Jha +3 more
doaj +1 more source
Privacy leakages in approximate adders [PDF]
2017 IEEE International Symposium on Circuits and Systems (ISCAS), 2017 Approximate computing has recently emerged as a promising method to meet the low power requirements of digital designs. The erroneous outputs produced in approximate computing can be partially a function of each chip's process variation. We show that, in such schemes, the erroneous outputs produced on each chip instance can reveal the identity of the ...
Shahrzad Keshavarz, Daniel E. Holcomb
openaire +2 more sources
A Novel Approximate Adder Design Using Error Reduced Carry Prediction and Constant Truncation
IEEE Access, 2021 This paper proposes a novel approximate adder that exploits an error-reduced carry prediction and constant truncation with error reduction schemes. The proposed adder design techniques significantly improve overall computation accuracy while providing ...
Jungwon Lee +3 more
doaj +1 more source