Results 241 to 250 of about 3,286,995 (272)
Some of the next articles are maybe not open access.

A fault-tolerant ICAP controller with a selective-area soft error mitigation engine

2017 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), 2017
Dynamic partial reconfiguration (DPR) allows runtime access to the configuration memory (CMEM) of FPGAs. A key function that relies on DPR is task reconfiguration, where circuits are multiplexed in time and space in order to reduce device count and cost. Moreover, in mission-critical applications, DPR is used for soft error mitigation (SEM).
Adewale Adetomi   +2 more
openaire   +1 more source

Hybrid ARQ Error-Controlling Scheme for Robust and Efficient Transmission of UWB Body Area Networks

IEICE Transactions on Communications, 2010
This paper presents hybrid type-II automatic repeat request (H-ARQ) for wireless wearable body area networks (BANs) based on ultra wideband (UWB) technology. The proposed model is based on three schemes, namely, high rate optimized rate compatible punctured convolutional codes (HRO-RCPC), Reed Solomon (RS) invertible codes and their concatenation ...
Haruka SUZUKI   +2 more
openaire   +1 more source

A new error control scheme for packetized voice over high-speed local area networks

1993 18th Conference on Local Computer Networks, 2002
A new, unified approach towards the delay and error constraints that influence the quality of a digitized voice over asynchronous local computer networks is proposed. This approach, called Slack automatic repeat request (ARQ) (S-ARQ), proposes an extension of the control time mechanism for jitter control in order to provide error recovery through ...
B.J. Dempsey, J. Liebeherr, A.C. Weaver
openaire   +1 more source

A 1/10000 lower error rate achievable SSD controller with Message-Passing Error Correcting Code architecture and Parity Area Combined scheme

Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, 2013
A new Error Correcting Code (ECC) solution aiming to improve the reliability of NAND flash memory (NAND) is proposed. Implemented in Solid-State Drive (SSD) controller IC (Fabricated in TSMC65LP), it is confirmed that more than 1/10000 lower error rate without increasing redundant bits (parity) of conventional BCH code, and 1.7x longer endurance of SSD
Kai Li, Mitsuyoshi Ito, Atsushi Esumi
openaire   +1 more source

ANovel SCUC Model Considering Area Control Errors and Resulting Penalties

2023 IEEE 7th Conference on Energy Internet and Energy System Integration (EI2), 2023
Yuancheng Miao   +6 more
openaire   +1 more source

LQI-Type Load-Frequency Control Using Accumulative Quantities of Area Control Error

IEEJ Transactions on Power and Energy, 1985
Katsumi Yamashita, Tsuneo Taniguchi
openaire   +1 more source

Area Control Error Forecasting using Deep learning for an Interconnected Power System

2022 IEEE Power and Energy Conference at Illinois (PECI), 2022
Hussein Abdeltawab, Amr Radwan
openaire   +1 more source

A New Error Control Scheme for Packetized Voice over High-Speed Local Area Networks

1993
Distribution of packetized digital speech across high-speed LANs has become increasingly feasible, and packet voice protocols supporting audio conferencing are available. These protocols must provide mechanisms to address errors and delay introduced by the network that threaten the quality of the voice playback at the receiving site. A common mechanism
openaire   +1 more source

Cancer treatment and survivorship statistics, 2022

Ca-A Cancer Journal for Clinicians, 2022
Kimberly D Miller   +2 more
exaly  

Cervical cancer prevention and control in women living with human immunodeficiency virus

Ca-A Cancer Journal for Clinicians, 2021
Philip E Castle, Vikrant V Sahasrabuddhe
exaly  

Home - About - Disclaimer - Privacy