Results 191 to 200 of about 5,312 (258)

In-situ training in programmable photonic frequency circuits. [PDF]

Nanophotonics
Rübeling P, Marchukov OV, Bellotti FF, Hoff UB, Zinner NT, Kues M.   +5 more
europepmc   +1 more source

Photonic-electronic arbitrary-waveform generation using quadrature multiplexing and active optical-phase stabilization. [PDF]

Nat Commun
Füllner C, Sherifaj A, Henauer T, Fang D, Drayss D, Schmitz L, Harter T, Gutema TZ, Zwick T, Freude W, Randel S, Koos C.   +11 more
europepmc   +1 more source

Bridging Fragmentation in Digital Transformation Research: Building an Interface Between Operations Management and Information Systems

Journal of Operations Management, EarlyView.
Sunil Tiwari, Ashish Kumar Jha, Jan C. Fransoo, Jason Bennett Thatcher, Karthik Ramachandran, Jan Recker, Gregory R. Heim, Merieke Stevens   +7 more
wiley   +1 more source

Neural Flux-Domain Encoder Resilient to Rotor Eccentricity in BLDC Drives. [PDF]

Sensors (Basel)
Milanowski H, Piłat AK.
europepmc   +1 more source

Calibration and sensitivity enhancement of AI rate integrator through EKF and impact on raman spectroscopy optimal wavelengths. [PDF]

PLoS One
Keighobadi J, Imani F.
europepmc   +1 more source

Temperature drift suppression and measurement dead zone elimination in differential MEMS resonant accelerometers using dual-mode operating method. [PDF]

Microsyst Nanoeng
Zhu B, Wang Z, Ma L, Zhai Z, Wang K, Yang W, Bie X, Zou X.   +7 more
europepmc   +1 more source

Scanned SQUID microscope with high-speed electrical connectivity. [PDF]

Rev Sci Instrum
Haygood IW, Xu B, Biesecker J, Schneider ML.   +3 more
europepmc   +1 more source

Some of the next articles are maybe not open access.

Related searches:

Digital phase locked loop

ICASSP '78. IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005
This paper deals with the design, construction and evaluation of a Digital Phase-Locked Loop. An exclusive OR gate serves as a linear phase detector. The integrator consists of a cascade of up/down decade counters. The D.C. value of each cycle from the phase detector is measured and accumulated. The rate of integration is determined by the clock input.
C. P. Reddy, Erik Fountain
  +6 more sources