Results 181 to 190 of about 18,499 (235)
Trade-Off between Thermally Induced Crystallization and Oxide Integrity for DRAM Application. [PDF]
ACS OmegaKim M +6 more
europepmc +1 more source
Some of the next articles are maybe not open access.
Related searches:
Related searches:
PF-DRAM: A Precharge-Free DRAM Structure
2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA), 2021Although DRAM capacity and bandwidth have increased sharply by the advances in technology and standards, its latency and energy per access have remained almost constant in recent generations. The main portion of DRAM power/energy is dissipated by Read, Write, and Refresh operations, all initiated by a Precharge phase. Precharge phase not only imposes a
Nezam Rohbani +2 more
openaire +1 more source
The Charleston Advisor, 2019
DRAM, a product of the educational foundation Anthology of Recorded Music, Inc., is a streaming audio database whose mission is to preserve and disseminate musical recordings based upon their aesthetic and historical value, which are largely ignored by the commercial marketplace.
Leanna Goodwater +2 more
openaire +1 more source
DRAM, a product of the educational foundation Anthology of Recorded Music, Inc., is a streaming audio database whose mission is to preserve and disseminate musical recordings based upon their aesthetic and historical value, which are largely ignored by the commercial marketplace.
Leanna Goodwater +2 more
openaire +1 more source
The cache DRAM architecture: a DRAM with an on-chip cache memory
IEEE Micro, 1990A DRAM (dynamic RAM) with an on-chip cache, called the cache DRAM, has been proposed and fabricated. It is a hierarchical RAM containing a 1-Mb DRAM for the main memory and an 8-kb SRAM (static RAM) for cache memory. It uses a 1.2- mu m CMOS technology.
Hideto Hidaka +3 more
openaire +1 more source
IEEE Micro, 1995
New advanced architectures in DRAM interfaces seek to close the ever-widening performance gap between DRAM and microprocessor and to break the bandwidth bottleneck in graphics systems. We present an overview of five of these interfaces: EDO, SDRAM, RDRAM, CDRAM, and 3D-RAM.
Masaki Kumanoya +2 more
openaire +1 more source
New advanced architectures in DRAM interfaces seek to close the ever-widening performance gap between DRAM and microprocessor and to break the bandwidth bottleneck in graphics systems. We present an overview of five of these interfaces: EDO, SDRAM, RDRAM, CDRAM, and 3D-RAM.
Masaki Kumanoya +2 more
openaire +1 more source
Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259), 2002
Power consumption for a dynamic random access memory (DRAM) is specified in a data sheet for active and standby mode as maximum average values. Further insight into DRAM operation can be gained by analyzing time behavior of the active current. Average current measurement techniques are presented in this paper to analyze time dependent current ...
Jörg E. Vollrath +2 more
openaire +1 more source
Power consumption for a dynamic random access memory (DRAM) is specified in a data sheet for active and standby mode as maximum average values. Further insight into DRAM operation can be gained by analyzing time behavior of the active current. Average current measurement techniques are presented in this paper to analyze time dependent current ...
Jörg E. Vollrath +2 more
openaire +1 more source
IEEE Micro, 2019
Since its invention half a century ago, dynamic random access memory (DRAM) has required dynamic refresh operations that block read accesses to refreshing data; this fundamental behavior gave DRAM its name. In contrast, DRAM's close relative—static random access memory (SRAM)—can statically re-enforce charge in the background without blocking read ...
Kate Nguyen +4 more
openaire +1 more source
Since its invention half a century ago, dynamic random access memory (DRAM) has required dynamic refresh operations that block read accesses to refreshing data; this fundamental behavior gave DRAM its name. In contrast, DRAM's close relative—static random access memory (SRAM)—can statically re-enforce charge in the background without blocking read ...
Kate Nguyen +4 more
openaire +1 more source
Which DRAM will win the great DRAM sweepstakes?
1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers, 1993A summary of recent DRAM (dynamic random-access memory) development is presented. DRAM architectures using different philosophies have recently emerged to fill the needs of high-performance systems. Among these are cached DRAMs (CDRAMs), Rambus DRAMs (RDRAMs), RamLink DRAMs, and synchronous DRAMs (SDRAMs).
M. Slater +6 more
openaire +1 more source
Session 23 overview: DRAM, MRAM & DRAM interfaces
2017 IEEE International Solid-State Circuits Conference (ISSCC), 2017Dynamic memories are at the heart of every computing system. Improvements in the memory sub-system are therefore directly impacting user experience - battery-powered systems operate longer, graphics are crisper and our phones will simply react more smoothly.
Takefumi Yoshikawa +2 more
openaire +1 more source