Results 251 to 260 of about 137,190 (297)
Some of the next articles are maybe not open access.

Pipeline Reconfigurable DSP for Dynamically Reconfigurable Architectures

Circuits, Systems, and Signal Processing, 2017
Dynamically reconfigurable architectures, such as NATURE, achieve high logic density and low reconfiguration latency compared to traditional field-programmable gate arrays. Unlike fine-grained NATURE, reconfigurable DSP block incorporated NATURE architecture achieves significant improvement in performance for mapping compute-intensive arithmetic ...
Warrier, Rakesh   +2 more
openaire   +2 more sources

Dynamic Interconnection of Reconfigurable Modules on Reconfigurable Devices

IEEE Design and Test of Computers, 2005
This article presents two approaches to solving the problem of communication between components dynamically placed at runtime on a reconfigurable device. The first is a circuit-routing approach designed for existing FPGAs. This approach uses the reconfigurable multiple bus (RMB).
Christophe Bobda, Ali Ahmadinia
openaire   +1 more source

A scalable reconfiguration mechanism for fast dynamic reconfiguration

2008 International Conference on Field-Programmable Technology, 2008
Hardware reconfiguration during run-time provides attractive features like fast adaptivity, high hardware utilisation, and low area consumption due to efficient reuse of hardware components. In this paper, a novel multi-layered reconfiguration mechanism is proposed that allows frequent dynamic reconfiguration at very low latencies.
Heiko Hinkelmann   +2 more
openaire   +1 more source

Optimization of Dynamic Hardware Reconfigurations

The Journal of Supercomputing, 2001
zbMATH Open Web Interface contents unavailable due to conflicting licenses.
Jürgen Teich   +2 more
openaire   +2 more sources

Dynamic reconfiguration of multimodal architectures

Proceedings of the International Conference on Computer Systems and Technologies and Workshop for PhD Students in Computing, 2009
The multimodal architectures should react to events occurring simultaneously, and possibly redundantly, from different input media. In this paper, intelligent expert agent-based architecture for multimedia multimodal dialog protocols is proposed. The generic components of the multimodal architecture are monitored by an expert agent, which can perform ...
Hicham Djenidi   +3 more
openaire   +1 more source

Dynamically Reconfigurable Cores

2001
Dynamic reconfiguration of digital circuits on FPGAs has been an area of active research for the past decade. The identification of generic classes of circuits that would benefit from being dynamically reconfigured remains a key, open problem. We report on an investigation of the application of dynamic reconfiguration to programmable, multi-function ...
John MacBeth, Patrick Lysaght
openaire   +1 more source

Dynamic Reconfiguration for Robot Software

2006 IEEE International Conference on Automation Science and Engineering, 2006
Robot applications are autonomous systems that operate in highly dynamic surroundings. Consequently, they are susceptible to changing environmental characteristics and unanticipated resource breakdowns. Furthermore, they are often required to operate for extended periods.
Zheng Yu 0002   +2 more
openaire   +1 more source

Reconfigurable Molecular Dynamics Simulator

12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2004
Current high-performance applications are typically implemented on large-scale general-purpose distributed or multiprocessing systems often based on commodity microprocessors. Field-Programmable Gate Arrays (FPGAs) have now reached a level of sophistication that they too could be used for such applications.
Navid Azizi   +4 more
openaire   +1 more source

Dynamic partial reconfiguration manager

2014 IEEE 5th Latin American Symposium on Circuits and Systems, 2014
Dynamic partial reconfiguration (DPR) is a technique that optimizes resource utilization of SRAM-based FPGAs, since it allows changing, on the fly, the functionality of a portion of its logic. A common DPR development flow requires the use of, at least, a microprocessor and several development tools (EDK, XSDK, PlanAhead); moreover, proposals are ...
Jimmy Tarrillo   +3 more
openaire   +1 more source

Dynamic reconfiguration for optical network

Proceedings. 14th International Conference on Computer Communications and Networks, 2005. ICCCN 2005., 2006
Our work looks into the reconfiguration of virtual topology for wavelength-routed mesh optical network under dynamic traffic demand. When reconfiguring the optical network, it is important to minimize the number of receivers that need to be retuned. It is also important to minimize the average weighted hop count as it is directly proportional to the ...
Saurabh Bhandari, Eun K. Park
openaire   +1 more source

Home - About - Disclaimer - Privacy