Results 31 to 40 of about 2,044 (159)
Ain Shams Engineering Journal, 2014 This paper presents an improved adaptive fuzzy logic speed controller for a DC motor, based on field programmable gate array (FPGA) hardware implementation.
E.A. Ramadan, M. El-bardini, M.A. Fkirin
doaj +1 more source
FPGA Implementation of A∗ Algorithm for Real-Time Path Planning
International Journal of Reconfigurable Computing, 2020 The traditional A∗ algorithm is time-consuming due to a large number of iteration operations to calculate the evaluation function and sort the OPEN list.
Yuzhi Zhou, Xi Jin, Tianqi Wang
doaj +1 more source
Neuromorphic Devices and Computing for Sensing, Memory, and Control
Advanced Science, EarlyView.This review introduces neuromorphic devices made from diverse materials. These devices mimic neuronal functions and architectures and, when integrated with artificial or biological computing, can form closed loops with neurons for pressure, optical, acoustic, and biochemical sensing and modulation.
Zhengguang Zhu +2 more
wiley +1 more source
Bamboo‐Slip‐Inspired Conformal Reconfigurable Metasurfaces
Advanced Science, EarlyView.Bamboo‐slip‐inspired conformal reconfigurable metasurface system. The structure is mainly composed of three parts, which are conformal metasurface, pattern reconfigurable antenna, and control components (such as Field Programmable Gate Array (FPGA)). Conformal metasurfaces draw inspiration from the design of ancient Chinese bamboo slips.
Qifan Li +9 more
wiley +1 more source
RG-ALU: A REVERSIBLE LOGIC GATE-BASED ARITHMETIC LOGIC UNIT IN AN FPGA [PDF]
Proceedings on Engineering SciencesIn this study, the method presents a novel for building a high-performance Arithmetic Logic Unit (ALU) by combining reversible logic gates with an HDL implementation on an FPGA. The objective of this strategy is to increase ALU efficiency by capitalizing
Kannan Ramakrishnan , Vidhya K Saveetha
doaj +1 more source
Advanced Electronic Materials, EarlyView.A diagnostic method for reconfigurable intelligent surfaces (RIS) based on non‐uniform space‐time‐coding modulation is presented. Fault localization is achieved via amplitude‐only spectral measurements, eliminating the need for complex signal processing. A one‐to‐one mapping between harmonic components and RIS elements enables accurate detection.
Xiao Qing Chen +8 more
wiley +1 more source
The Ubimus Plugging Framework: Deploying FPGA-Based Prototypes for Ubiquitous Music Hardware Design
ComputersThe emergent field of embedded computing presents a challenging scenario for ubiquitous music (ubimus) design. Available tools demand specific technical knowledge—as exemplified in the techniques involved in programming integrated circuits of ...
Damián Keller +2 more
doaj +1 more source
Dataflow computation with intelligent memories emulated on field-programmable gate arrays (FPGAs) [PDF]
Microprocessors and Microsystems, 2002 Abstract This paper presents a new design that implements the data-driven (i.e. dataflow) computation paradigm with intelligent memories. Also, a relevant prototype that employs FPGAs is presented for the support of intelligent memory structures. Instead of giving the CPU the privileged right to decide what instructions to fetch in each cycle (as is ...
Segreen Ingersoll, Sotirios G. Ziavras
openaire +1 more source
Advanced Electronic Materials, EarlyView.This paper reviews the physics of liquid metals in RF devices, including the influence of mechanical strain on resonance as well as fabrication methods and strategies for designing tunable and strain‐tolerant inductors, capacitors, and antennas.
Md Saifur Rahman, William J. Scheideler
wiley +1 more source
Realization of Three-level SVPWM Algorithm Based on FPGA
机车电传动, 2016 According to the performance of AC-driving digital control system greatly depends on the process speed of controller, field programmable gate array(FPGA) was introduced to reduce the control period. Three-levels space vector pulse width modulation(SVPWM)
LIN Xin, KOU Shuren, YANG Fan
doaj