Results 61 to 70 of about 11,759 (260)
Peak Points Detection Using Spline Interpolation Based on FPGA Implementation
Advances in Electrical and Computer Engineering, 2019 Peak detection of any time serial signals can be done using different methods. However, exact positions of the peaks cannot be achieved, if the method does not have a high sensitivity detection capability. It is known that various errors appear between
COLAK, A. M. +4 more
doaj +1 more source
Advanced Materials, EarlyView.The perspective presents an integrated view of neuromorphic technologies, from device physics to real‐time applicability, while highlighting the necessity of full‐stack co‐optimization. By outlining practical hardware‐level strategies to exploit device behavior and mitigate non‐idealities, it shows pathways for building efficient, scalable, and ...
Kapil Bhardwaj +8 more
wiley +1 more source
Three Realizations and Comparison of Hardware for Piezoresistive Tactile Sensors
Sensors, 2011 Tactile sensors are basically arrays of force sensors that are intended to emulate the skin in applications such as assistive robotics. Local electronics are usually implemented to reduce errors and interference caused by long wires.
Rafael Navas-González +4 more
doaj +1 more source
Solving tri-diagonal linear systems using field programmable gate arrays
, 2012 In this paper, we present the outcomes of a project on the exploration of the use of Field Programmable Gate Arrays(FPGAs) as co-processors for scientific computation. We designed a custom circuit for the pipelined solving of multiple tri-diagonal linear
Warne, David +2 more
core
Advanced Materials, EarlyView.Path‐decoupled III–V van der Waals memtransistors spatially separate ionic and electronic transport to overcome the conventional trade‐off between accuracy and energy in neuromorphic hardware. Mobile K+ ions in the vdW gaps set a wide conductance window, Gmax/Gmin, while gate‐tunable hole conduction lowers programming energy, enabling reliable ...
Jihong Bae +13 more
wiley +1 more source
Radiation-hardened Field Programmable Gate Arrays in deep submicron CMOS process
, 2021 Radiation-hardened Field Programmable Gate Arrays in deep submicron CMOS ...
Marinho Valavicius, Priscilla
core +1 more source
Run-time power and performance scaling in 28 nm FPGAs [PDF]
, 2014 The ability of scaling power and performance at run-time enables the creation of computing systems in which energy is consumed in proportion of the work to be done and the time available to do it.
Nunez-Yanez, Jose L +1 more
core +1 more source
Switchable Magnonic Crystals Based on Spin Crossover/CrSBr Heterostructures
Advanced Materials, EarlyView.Multiscale modeling is employed to investigate the functionality of a light‐controlled, tunable magnonic crystal based on spin‐crossover Fe‐pz molecules integrated with a monolayer of CrSBr. Ab initio simulations confirm that the molecules remain functional on the CrSBr surface, while a semiclassical elastic model demonstrates that light‐induced ...
Andrei Shumilin +4 more
wiley +1 more source
International Journal of Reconfigurable Computing, 2019 During the last years, convolutional neural networks have been used for different applications, thanks to their potentiality to carry out tasks by using a reduced number of parameters when compared with other deep learning approaches.
Gianmarco Dinelli +4 more
doaj +1 more source
ZyON: Enabling Spike Sorting on APSoC-Based Signal Processors for High-Density Microelectrode Arrays
IEEE Access, 2020 Multi-Electrode Arrays and High-Density Multi-Electrode Arrays of sensors are a key instrument in neuroscience research. Such devices are evolving to provide ever-increasing temporal and spatial resolution, paving the way to unprecedented results when it
Gianluca Leone +2 more
doaj +1 more source