Experimental 3D Asynchronous Field Programmable Gate Array (FPGA) [PDF]
, 2015 Abstract : 3D technology has the potential to significantly enhance the capabilities of a computing platform through tight integration of multiple levels of logic through low-cost vertical interconnects. The goal of this effort is to evaluate the potential of 3D technology in the context of an asynchronous Field Programmable Gate Array developed for ...
openaire +1 more source
Systems and methods for detecting a failure event in a field programmable gate array [PDF]
, 2009 An embodiment generally relates to a method of self-detecting an error in a field programmable gate array (FPGA). The method includes writing a signature value into a signature memory in the FPGA and determining a conclusion of a configuration refresh ...
Herath, Jeffrey A., Ng, Tak-Kwong
core +1 more source
Timing verification of dynamically reconfigurable logic for Xilinx Virtex FPGA series [PDF]
, 2002 This paper reports on a method for extending existing VHDL design and verification software available for the Xilinx Virtex series of FPGAs. It allows the designer to apply standard hardware design and verification tools to the design of dynamically ...
David Robinson +4 more
core +2 more sources
Implementation of a Recursive Data of Adaptive QRD-RIS Algorithm Using HDI Coder
Journal of Engineering and Sustainable Development, 2013 Matrix inversion is a common function found in many algorithms used in wireless communication systems. As Field Programmable Gate Array (FPGA) become an increasingly attractive platform for wireless communication, it is important to understand the ...
Ali Khalid Jassim +2 more
doaj
Testing for the programming circuit of LUT-based FPGAs [PDF]
, 1997 The programming circuit of look-up table based FPGAs consists of two shift registers, a control circuit and a configuration memory (SRAM) cell array. Because the configuration memory cell array can be easily tested by conventional test methods for RAMs ...
Fujiwara, Hideo +4 more
core +1 more source
Transformations of High-Level Synthesis Codes for High-Performance Computing
, 2019 Specialized hardware architectures promise a major step in performance and energy efficiency over the traditional load/store devices currently employed in large scale computing systems.
Besta, Maciej +3 more
core +1 more source
A field programmable gate array based modular motion control platform [PDF]
, 2011 The expectations from motion control systems have been rising day by day. As the systems become more complex, conventional motion control systems can not achieve to meet all the specifications with optimized results.
Koc, Osman +5 more
core +1 more source
Fuzzy Logic for Improvement PID Control in D.C. Motor Speed [PDF]
Journal of Electrical and Electronics Engineering, 2022 The paper presents a new strategy of making software modules with fuzzy control. It is the best solution for implementing complex applications. Dynamic control today takes place in discrete time and discrete values. Concurrently, it is desirable that the
GORDAN Ioan Mircea +1 more
doaj
Quantum random number generation for 1.25 GHz quantum key distribution systems
, 2015 Security proofs of quantum key distribution (QKD) systems usually assume that the users have access to source of perfect randomness. State-of-the-art QKD systems run at frequencies in the GHz range, requiring a sustained GHz rate of generation and ...
Houlmann, R. +4 more
core +2 more sources
A committee machine gas identification system based on dynamically reconfigurable FPGA [PDF]
, 2008 This paper proposes a gas identification system based on the committee machine (CM) classifier, which combines various gas identification algorithms, to obtain a unified decision with improved accuracy.
Amira, A +4 more
core +2 more sources