Results 11 to 20 of about 6,943 (308)
Field Programmable Gate Array [PDF]
, 2017 In this chapter, we describe the design of a field programmable gate array (FPGA) board capable of acquiring the information coming from a fast digitization of the signals generated in a drift chambers. The digitized signals are analyzed using an ad hoc real‐time algorithm implemented in the FPGA in order to reduce the data throughput coming from the ...
Gianluigi Chiarello +6 more
openaire +3 more sources
IEEE Photonics Journal, 2011 This paper presents a proposal for a four-context programmable optically reconfigurable gate array (PORGA) with a high-resolution reflective silver-halide holographic memory and a corresponding writer system.
Shinya Kubota, Minoru Watanabe
doaj +1 more source
Post-Measurement Adjustment of the Coincidence Window in Quantum Optics Experiments
IEEE Access, 2021 We report on an electronic coincidence detection circuit for quantum photonic applications implemented on a field-programmable gate array (FPGA), which records each the time separation between detection events coming from single-photon detectors.
Jaime Carine +6 more
doaj +1 more source
Exploring FPGA Logic Block Architecture for Reduced Configuration Memory
Advances in Electrical and Computer Engineering, 2022 The reduction of reconfiguration delay, during the partial dynamic reconfiguration of FPGAs, is important. In this context, the bitstream compression technique is one of the widely used techniques. These compression techniques only minimize the size of
HUSSAIN, F. +3 more
doaj +1 more source
Performance Analysis of Nanoelectromechanical Relay-Based Field-Programmable Gate Arrays
IEEE Access, 2018 The energy consumption of field-programmable gate arrays (FPGA) is dominated by leakage currents and dynamic energy associated with programmable interconnect.
Tian Qin +4 more
doaj +1 more source
Applied System Innovation, 2023 Modern computers’ network interface cards (NICs) are undergoing changes in order to handle greater data rates and assist with scaling problems caused by general-purpose CPU technology.
Sunkari Pradeep +4 more
doaj +1 more source
Mokslas: Lietuvos Ateitis, 2019 Metabolic P (MP) systems are a part of the infobiotics research field. The intravenous glucose tolerance test (IVGTT) MP system models glucose-insulin interactions.
Darius Kulakovskis
doaj +1 more source
A Tag Based Random Order Vector Reduction Circuit
IEEE Access, 2020 Vector reduction is a very common operation to reduce a vector into a single scalar value in many scientific and engineering application scenarios. Therefore a fast and efficient vector reduction circuit has great significance to the real-time system ...
Yihua Huang +4 more
doaj +1 more source
Digital Platform for Wafer-Level MEMS Testing and Characterization Using Electrical Response
Sensors, 2016 The uniqueness of microelectromechanical system (MEMS) devices, with their multiphysics characteristics, presents some limitations to the borrowed test methods from traditional integrated circuits (IC) manufacturing.
Nuno Brito +6 more
doaj +1 more source