Results 11 to 20 of about 35,500 (242)
Vulnerability Analysis of Trivium FPGA Implementations
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017 Today, the large amount of information exchanged among various devices as well as the growth of the Internet of Things (IoT) demand the development of devices that ensure secure communications, preventing malicious agents from tapping sensitive data. Indeed, information security is one of the key challenges to address within the IoT field.
F. E. Potestad-Ordonez +2 more
openaire +6 more sources
International Journal of Advances in Telecommunications, Electrotechnics, Signals and Systems, 2015 Modern Field Programmable Gate Arrays (FPGA) are fast moving into the consumer market and their domain has expanded from prototype designing to low and medium volume productions.
Burhan Khurshid, Roohie Naaz Mir
doaj +1 more source
TOT measurement implemented in FPGA TDC [PDF]
Chinese Physics C, 2015 Time measurement plays a crucial rule for the purpose of particle identification in high energy physical experiments. With the upgrading of physical goal and the developing of electronics, modern time measurement system meets the requirement of excellent resolution specification as well as high integrity.
Fan, Huanhuan +3 more
openaire +2 more sources
Efficient Neural Network Implementations on Parallel Embedded Platforms Applied to Real-Time Torque-Vectoring Optimization Using Predictions for Multi-Motor Electric Vehicles [PDF]
, 2019 The combination of machine learning and heterogeneous embedded platforms enables new potential for developing sophisticated control concepts which are applicable to the field of vehicle dynamics and ADAS.
Cosco, Francesco +4 more
core +2 more sources
A fully-mapped and energy-efficient FPGA accelerator for dual-function AI-based analysis of ECG
Frontiers in Physiology, 2023 In this paper, a fully-mapped field programmable gate array (FPGA) accelerator is proposed for artificial intelligence (AI)-based analysis of electrocardiogram (ECG). It consists of a fully-mapped 1-D convolutional neural network (CNN) and a fully-mapped
Wenhan Liu +6 more
doaj +1 more source
A binary self-organizing map and its FPGA implementation [PDF]
, 2009 A binary Self Organizing Map (SOM) has been designed and implemented on a Field Programmable Gate Array (FPGA) chip. A novel learning algorithm which takes binary inputs and maintains tri-state weights is presented.
Appiah, Kofi +7 more
core +1 more source
International Journal of Reconfigurable Computing, 2012 K-means clustering has been widely used in processing large datasets in many fields of studies. Advancement in many data collection techniques has been generating enormous amounts of data, leaving scientists with the challenging task of processing them ...
Hanaa M. Hussain +4 more
doaj +1 more source
High Performance Biological Pairwise Sequence Alignment: FPGA versus GPU versus Cell BE versus GPP [PDF]
, 2012 This paper explores the pros and cons of reconfigurable computing in the form of FPGAs for high performance efficient computing. In particular, the paper presents the results of a comparative study between three different acceleration technologies ...
Akoglu, Ali +5 more
core +3 more sources
Energies, 2019 Motivated by the effects of deregulation over power quality and the subsequent need of new types of measurements, this paper assesses different implementations of an estimate for the spectral kurtosis, considered as a low-level harmonic detection ...
María-Ángeles Cifredo-Chacón +3 more
doaj +1 more source
Data path analysis for dynamic circuit specialisation [PDF]
, 2014 Dynamic Circuit Specialisation (DCS) is a method that exploits the reconfigurability of modern FPGAs to allow the specialisation of FPGA circuits at run-time. Currently, it is only explored as part of Register-transfer level design.
Davidson, Tom, Stroobandt, Dirk
core +2 more sources